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The Semiconductor Industry Association's (SIA) current National Technological
Roadmap calls for the development of a suitable dielectric material for use in gate oxide for the
0.18|im generation of chips and beyond. Some of the key challenges identified are resistance to
oxide trapped charge generation from higher levels of tunneling currents and/or plasma
processing, and formation of an effective barrier to dopant penetration during the gate
processing. One promising material to meet these challenges is nitrided thermal oxide.
Development of a growth process that yields high quality, lOnm thick, thermally grown
Si02 films at RJT for use as a gate dielectric is described. Thin oxides (8nm - 20nm) were
grown by thermal oxidation followed by inert anneals in Ar and N2. Nitrided oxides were
created by implanting N2 (dose range: 5el3 - lei 5 /cm2) into the substrate prior to gate
oxidation. Test equipment was setup to study Fowler Nordheim (FN) tunneling and dielectric
breakdown. Test structures consisted of conventional and novel MOS capacitor structures with
aluminum and poly-silicon gate electrodes.
Scaling RJT's existing, 20nm oxidation process to lOnm resulted in degradation of
dielectric strength from > lOMV/cm to ~6-7MV/cm for Al-gate MOS capacitors. Replacing the
Al gate material with poly-silicon restored the dielectric strength to lOMV/cm. Performing an
N2 implant through a screening oxide, prior to gate oxidation, was investigated as a means of
obtaining a nitrided thermal oxide. For certain doses (5el3
- 5el4 /cm2), Al-gate MOS
capacitors exhibited an improved dielectric strength as the mean value increased from 6-
7MV/cm to ~9MV/cm. Poly-Si gate MOS capacitors showed a similar improvement for the
nitrided oxides, exhibiting mean dielectric strength values in the 10-12MV/cm range.
Fowler-
Nordheim (FN) tunnel current measurements showed that the nitrided films exhibit lower
leakage levels and less charge trapping than their thermal Si02 counterparts. Results indicate
XVlll
that a 12nm nitrided oxide, for a certain dose (5el4/cm2), exhibited equivalent electrical
performance to a 20nm thermally grown Si02 oxide. In conclusion, a process was developed for




Each year, the Semiconductor Industry Association (SLA) generates a guideline for
technological growth in the semiconductor industry, known as the National Technological
Roadmap. It identifies research needs and provides goals for the industry to thrive. According
to the 1997 revision, the gate dielectric has been recognized as one of the most difficult
challenges for future device scaling.
Most gate dielectrics used today are high quality, thermally grown oxides. Continued
scaling require that these oxides be made thinner. Currently, in the 0.25um generation, these
oxides are only 40-50A thick. For future generations they are expected to shrink to: 30-40A (for
0.1 8um), 20-30A (for 0.15u,m), 15-20A (for O.lOum), <15A (for 0.07um), and <15A (for
0.05um).
A problem exists in scaling these thermally grown oxides due to inherent tunneling
currents. The shrinkage of these dielectrics below about 15-20A thickness is predicted to result
in tunneling currents > lA/cm . According to the 1997 Roadmap, since tunneling currents will
scale exponentially with further thickness reductions, thermally grown oxides will likely be
phased out past the 0. 10 |jm generation, which is expected to be in production near 2006.
The Roadmap Front-End Processes technology working group has issued the following
statement: "No suitable alternative high-dielectric constant material has been identified with the
stability and interface characteristics to serve as a gate dielectric. Years of research and
development are required to identify and qualify a suitable alternative
material."1
The roadmap has identified near-term gate dielectric solutions requiring the fabrication
and use of ultrathin silicon oxide, oxynitride films, or silicon nitride films. However, these near
term solutions will impose severe restraints on surface preparation, ambient control, contact
material development, and post process thermal budgets. Long term solutions require
identification of materials with a higher dielectric constant (k>20) and other electrical
characteristics (i.e. low density of interface) and reliability approaching that of high-quality
thermally grown oxides. High-k dielectrics must have a bandgap of 4-5eV with a barrier height
of >leV to limit thermionic emission and Fowler-Nordheim tunneling. In addition, the new
dielectric material must have negligible trap densities to inhibit Frenkle-Poole tunneling.
Finally, the material must have excellent diffusion barrier properties to prevent gate material
contamination of the transistor channel.
The scope of this work was to develop robust 100A thermally grown Si02 films and
electrically characterize these films to establish process capability. One of the near term
dielectric solutions proposed by the roadmap was investigated by implanting nitrogen into
substrates, followed by thermal oxidation to form an oxynitride film. Electrical characterization
was performed to quantify the performance of the oxynitride vs. the thermally grown Si02 film.
CHAPTER n
BACKGROUND
The framework for this project can be summarized in the two statements below:
1 . In characterizing gate oxides, the following criteria should be considered:
the dielectric should match design specifications
the uniformity across the wafer, from wafer-to-wafer, run-to-run should be
< 1%, 2%, and 3% respectively
charge densities in the oxide and at the interface should be in the 5x10 -
lxlOn/cm2
range
dielectric breakdown strength should be > lOMV/cm, implying a pinhole free,
low defect film
the film should exhibit high resistance to minority carrier damage
the film should exhibit resistance to dopant penetration
2. Reliability of the oxide is divided into two categories: dielectric breakdown and hot
carrier injection degradation.
A general overview of the formation and properties of gate dielectrics is in order to establish the
background for the experimental procedures employed in this work.
2,1 Silicon Dioxide Physical Structure:
Silicon dioxide, as used in semiconductor processing, is also known as silica. The
structure of silica can be found in crystalline, vitreous, and amorphous forms. The form found in
most gate dielectrics is a thermally grown vitreous (a.k.a. fused silica) form. Vitreous silica has
a short-range crystal structure with the basic structural unit of thermally grown silicon taking the
form of Si04. This crystal consists of four oxygen atoms sitting at the corners of a triangular
polyhedron. In the center of the polyhedron is a single silicon atom. The tetrahedral distance
between the silicon and oxygen ions is 1.60A, the oxygen-oxygen ion distance is 2.27A, and the
silicon-silicon distance is
3.12A.2
Each of the four oxygen ions is covalently bonded to the
silicon atom, satisfying the silicon valence shell. The crystal cell described is illustrated in
Figure 1 below:
Figure 1: Basic Structural Unit of Silicon Dioxide. [4]
The polyhedra are joined to each other by an oxygen ion called a bridging oxygen, which
is shared between two touching polyhedra. Some of the oxygen ions are non-bridging, bonded
to only one silicon atom. Thermally grown Si02 consists primarily of a random oriented








Figure 2: Fused silica polyhedra network. [3]
The larger the ratio of bridging to non-bridging sites, the more cohesive and less damage
prone the oxide is. The Si-O-Si bond angle is approximately 144, and can vary from 1
10
to
180. When compared to crystalline silica (quartz), the vitreous still has a tendency to form a
characteristic six-silicon ring. However, the vitreous structure is much more open since silicon
dioxide molecules occupy only 43% of the space. This open structure of the vitreous form
explains the lower density (2.2
g/cm3
as compared to 2.65
g/cm3
for quartz) and the ease at
which impurities can enter and diffuse readily through the oxide
layer.4
The differences can be
seen in Figure 3.
OXYGEN
SILIC
Figure 3: Si-O Material Film Structure: (a) 2D representation of quartz crystal lattice (b) 2D representation
of amorphous silicon dioxide structure. [4]
Atomic movement in the oxide is more likely to occur by the movement of oxygen atoms
rather than silicon atoms, since 4 Si-O bonds must be broken to release a silicon atom, while
only 2 bonds are required to free a bridging oxygen atom. If the latter scission occurs, an oxygen
vacancy, with a net positive charge, is created.
2.2 Si-SiOi Interface:
One of the most important aspects of the dielectric is the transition region from the
substrate to the dielectric film. The characteristics, both electrically and physically, play an
important role in the operation of the dielectric. The interface is the major source of charge-
trapping sites or energy states in the energy band diagram. Each energy state is associated with a
single atom at the surface. Any charge carrier that fills one of these energy states becomes fixed
at the atom it is associated with. These states are also known as interface traps since they
effectively trap free carriers at the surface. The physical origin of these energy states has not
been completely established, but Deal's experimental work indicates that surface states originate
from unsatisfied, dangling bonds at the silicon surface and the density of these states are
orientation dependant. Possible sources of energy states could arise from bonded foreign atoms
and crystal defects near the surface.
Deal proposes surface states have the following properties:
1
.)
A surface state is capable of trapping or emitting a carrier.
2.) The energy levels of these states are found within the forbidden gap.
3.) The surface state can be either a donor or acceptor type. Types are characterized by:
a) A monovalent donor trap has two charge states, +1 and 0. It is charged positive (+1)
when the trap is empty, and is neutral when full.
b) A monovalent acceptor trap has two charge states, 0 and -1. The trap is neutral (0)
when the trap is empty, and is negative (-1) when it is full.
4.) Interface states are not associated with well-defined energy levels since they are due to a
disruption of the periodicity of the crystal lattice.
With the formation of silicon dioxide at the surface, these bonds can be satisfied, ideally leaving
no surface states. However, it is also possible for the oxidation not to tie up all the bonds,
leaving a significant number of energy states. Only a relatively small number of residual











Figure 4: (a) Dangling bonds formed by the abrupt termination of the silicon lattice, (b) A
post oxidation perfect interface (c & d) post-oxidation dangling bonds that
become interfacial traps. [15]
These sites trap negative charge by creating a covalent bond. Incomplete silica polyhedra would
also act as an trap as illustrated in Figure 5.
Figure 5: Electron trapping by dangling bond (a) off
of oxygen atom, (b) off of silicon atom. [7]
A trap can also be generated from weak or strained bonds in the lattice. Weak bonds are
common at passivation sites where hydrogen has attached to dangling bonds at the interface. The
energy of this passivation is small and can easily be broken. Strained bonds can be a result of
defects like oxygen vacancies. Both types of traps are usually positive hole traps and are




Figure 6: Hole trapping by (a) hydrogen terminator site (b) stretched bond. [7]
Silanol, a formation found in the oxide, has the potential to become a negative trap site. Silanol
is formed when hydrogen is introduced in the oxidation process, from sources like moisture. The
hydrogen bond of the silanol can be broken easily by a hydrogen atom, resulting in a dangling
bond. The hydrogen is removed in the form of a diatomic molecule that has the potential to
further depassivate bonds. Figure 7 illustrates this mechanism of trap formation.
O) v<r(H) (o:
Figure 7: Depassivation of a H terminated bond. [7]
=<H)
2.3 Bulk Oxide Charge:
The interface is not the only source of charge sites, as charge can also be found within the
bulk of the oxide. In addition to interface charge (Qn), there is also fixed charge (Qf), mobile
charge (Qm), and oxide-trapped charge (Q0t). Examples of these charges are shown in the Figure
8. The sum of all these forms of charge constitutes Qox, the total oxide charge.
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Figure 8: Various Forms of Charge... (A) - Oxide Trapped Charge (Qot) , (B) - Mobile Ionic
Charge (Qm), (C) Interface Charge (Qit), (D) - Fixed Charge (Qf). [7]
Fixed charge (Qf) is located within 35A of the Si/Si02 interface, in the transition region.
The charge may be due to trivalent silicon centers, non-bridging oxide atoms, and hydroxyl
groups. These charges maintain a fixed charge state, usually positive. The fixed charge is taken
as a sheet of charge (#/cm2) at the interface in device calculations. This form of charge is the
largest component of Qox for good thermal oxides. The value of Qf depends on the oxidizing
ambient (wet or dry 02), oxidizing temperature, silicon orientation, cooling rate, cooling
ambient, and subsequent anneal cycles. The relationship of oxidizing conditions on fixed charge
is illustrated by the "Deal
Triangle"




























Figure 9: Deal Triangle - Model of fixed charge. [11]
Mobile ionic charge (Qm) originates from the presence of ionized alkali metal atoms
(Na+, K+). This type of positive charge, once in the oxide, will drift under an applied positive
field. The amount of this type of charge contamination depends upon the cleanliness of the
process. Process considerations include the furnace, processing chemicals, oxidizing ambient,
gate electrode material, and wafer handling. CMP processing can also introduce potassium (K+),
from the slurries used. The effect of mobile charge on device performance has been shown in
threshold voltage shifts. Preventive measures, such as TCA cleaning prior to oxidation, and
wearing gloves, can reduce mobile charge.
Oxide trap charge (Qot), can be located anywhere on or within the oxide. The traps
originate from defects in the Si02> such as impurities and broken bonds. They can be reduced
through annealing cycles. These types of traps are usually initially uncharged, but become
charged when electrons or holes are introduced into the oxide and trapped. Charge can be
introduced from charge injection or hot carrier phenomena.
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2.4 Carrier injection into oxide films:
Degradation and failure of oxide dielectrics is usually a result of charge injection.
Charge can be injected over the dielectric energy barrier, which is known as hot carrier injection,
or through the barrier, known as cold carrier tunneling. Hot carriers have far more kinetic energy
than they would normally obtain from the ambient lattice temperature. This energy originates
from being accelerated by high electric fields found in the device. Cold carriers, however, are in
equilibrium with the silicon lattice and do not become
"hot"
until after they are injected, where
the oxide field accelerates them to the gate electrode. The are several different ways carriers can
enter the dielectrics, with the most important being listed below:
1 . Channel hot electron (CHE) injection (hot carrier)
2. Drain Avalanche hot carriers (DAHC) injection (hot carrier)
3. Injection by Fowler-Nordheim tunneling (cold carrier)
4. Injection by direct tunneling (cold carrier)
2.4.1 Channel Hot Electrons (CHE) :
This type of injection occurs in MOSFET devices biased to strong inversion. The lateral
electric field of the MOSFET provides the acceleration needed to inject. The vertical electrical
field component attracts the carriers, forming the channel. The energy barrier of the oxide
dielectric prevents these carriers from continuing to the gate electrode. The energy barrier for
electrons is 3.1eV and is 4.9eV for holes. However, if the carriers obtain enough acceleration
from the lateral field, they will have enough energy to
"jump"
the barrier. Electrons have a better
chance of achieving this since the energy barrier is lower for them. The location where the
majority of the electrons inject is at the pinched-off region of the channel, since this is where the
12
lateral field is at its maximum. The injected electrons originate from the drain current, which is
controlled by both the gate and drain voltages.
2.4.2 Drain Avalanche hot carriers (DAHC):
Even if the lateral field doesnt provide enough energy for the electron to jump, the
barrier, an accelerated electron can still produce additional channel carriers from impact
ionization, which generates electron-hole pairs. The generated electrons are either collected by
the drain or injected into the oxide. The holes created give rise to a substrate current, which
provides a measurable quantity for accessing the degree of impact ionization. If this current is
substantial, it could lead to problems like "latch-up".
2.4.3 Fowler-Nordheim (FN) Tunneling:
This electron tunneling occurs at the conduction band of the oxide through the triangular
barrier. After the electrons are injected into the oxide conduction band, the oxide field
accelerates them towards the gate electrode, resulting in a gate current. Tunneling phenomena is
due to the quantum mechanical nature of the electron. According to classical theory, the oxide
dielectric barrier is impenetrable to electron injection for energies lower than 3.1eV. However,
the wave nature of the electron allows for the finite probability of the electron crossing the
barrier even if it does not have sufficient kinetic energy. The probability of tunneling improves
with larger gate electric fields and/or thinner oxide dielectrics. The probability of the electron
tunneling is determined by solving Schrodinger's equation for a triangular barrier, resulting in an





Where J is the current density in A/cm2, C =
1.25xl0"6
A/V2, o~240MV/cm, andc is the oxide
field in
V/cm.4
A diagram of this type of tunneling phenomena is shown below in figure 10
below:
Figure 10: Energy band diagram for FN tunneling in aMOSFET gate oxide. [2]
The amount of tunneling increases when the 8c (slope of the oxide conduction band)
increases since it reduces the tunneling distance through the oxide. No damage occurs while the
electron travels through the oxide. Damage takes place after the electron exits into the
conduction band, where it picks up kinetic energy from the electric field and bombards the oxide
lattice.
Charge trapping in the oxide can also alter the tunneling distance of the electron, by
modifying the shape of the oxide conduction band and slope. Charge represented in an average
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placement of charge, known as a centroid, can increase the tunneling distance and also form the





Figure 11: Oxide band diagram showing the presence of a centroid. [7]
2.4.4 Direct Tunneling:
For gate oxides thinner than 60A, the tunneling current exhibits a weaker dependence on
oxide fields than described by the FN tunneling relation. This is due to the path the tunneling
takes; it doesn't travel through the conduction band of the oxide, where the slope of the band,
determined by the oxide field, affects the tunneling distance. This deviation from the FN
phenomena has been explained by direct tunneling through the forbidden gap of the oxide to the
gate electrode, as illustrated in Figure 12.
15
Figure 12: Band diagram showing direct tunneling. [2]
This new regime is noticed in experimental I-V curves for various oxide thickness as shown in
figure 13.
Voxs-3.2V
Figure 13: Theoretical and experimental characteristics of FN tunneling I-V curves of Al-
gate n-channelMOS structures under negative gate bias. [2]
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No analytical expression is available in the case of direct tunneling. Direct tunneling
current is usually calculated from numerical analysis. For oxides thinner than ~30A,
the
tunneling current is so great that it removes carriers faster than they can be generated by thermal
means. This prevents formation of an inversion layer that creates a fundamental challenge in
device scaling.
2.5 Oxynitrides as gate dielectrics:
A general approach in strengthening gate oxides has been changing their chemical
composition. One method of doing this is the incorporation of nitrogen into oxide films. These
resultant modified films are known as silicon oxynitrides [SiOxNy(Hz)]. Properties can be
tailored for improved thermal stability, lower stress, and crack resistance. These films are also
less permeable to moisture and other contaminants than deposited oxides.
A pure silicon nitride (SisN*) film as a dielectric would not be effective in MOS devices
due to the low potential barrier created at the Si-N interface and high Qit. Silicon nitride has a
bandgap of ~1.16eV, leaving only approximately 0.2eV for a potential barrier, resulting in
Frenkel & Poole conduction. With oxynitrides (ONO), the diffusion barrier and integrity aspects
of the nitride are preserved while the oxide portion of the film contributes to a higher potential













Figure 14: Barrier height for (a) silicon nitride dielectric (b) ONO stack dielectric. [7]
Nitridation consists of the addition of nitrogen atoms to the Si02 lattice at points where broken Si
bonds are present. The nitrogen atoms theoretically terminate dangling bonds at the interface,
and dangling bonds in the bulk associated with Si vacancies. These bonds are mostly found at
where the oxide film terminates: at the surface and the Si-Si02 interface. The Si-N bonds are
much stronger than the Si-H bonds that are created during passivation. These stronger bonds
Si-
N bonds at the interface are more resilient to bombardment of "channel hot
electrons"
that
transverse through the channel of the transistor. When a channel hot electron breaks a bond at
the interface, it creates an interface state or trap, which can effect the electrical characteristics of
the device. Using stronger Si-N bonds increases the resistance to this interface-state generation
(Qit), and improves the overall dielectric strength. Figure 14 illustrates the channel hot electron.
Figure 15: Bombardment of the interface by channel hot electron.
Nitrogen also prevents the migration or diffusion of dopants and impurities found in the
environment. Boron, a p-type dopant for used in the poly-Si gate, is especially prone to diffuse
through the gate, into the oxide, and possibly into the substrate, where it will alter device
threshold voltage. By
"stuffing"
the oxide with nitrogen, the diffusivity of the boron is impeded.
Nitrogen has also been used to "stuff the poly grain boundaries, but this has been known to
create compressive
stresses.7
Si-O-N films have gained considerable attention recently due to these properties
mentioned above. Work in this area is still being done however, with no formal consensus
having been established as of yet, since the ratio of oxygen to nitrogen concentration can vary,
yielding different results. Most of the characterization findings included here are from recent
technical papers, which studied the effects of various concentrations of oxygen to nitrogen in
these films. One aspect that is established about these films are the properties will be within the
range of pure Si02 to pure Si3N4. The property tables for pure Si02 and Si3N4 are shown in
Table 1 to provide a reference for the oxynitride films.
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Composition Si3N4 SixNvHz Si02
Si/N ratio 0.75 0.8-1.0
Density (g/cm3) 2.8-3.1 2.5-2.8 2.27
Refractive Index 2.0-2.1 2.0-2.1 1.46
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Color, transmitted None Yellow Depends on thickness
Step Coverage Fair Conformal
H20 Permeability Zero Low - none Yes
Wet Etch Rate in BHF (A/min.) 10-15 200 - 300 1000
IR absorption peak (/cm) -870 -830 -9.3
2.6 Properties ofOxynitrides
All results mentioned were obtained for the most part by analysis of sputtered or CVD
films, since it is the easiest method to modify and quantify compositional ratios of silicon (Si),
nitrogen (N), and oxygen (O). Pinard, et. al. speculates that oxynitride formation is from the
atomic substitution between nitrogen and oxygen at silicon sites. This is confirmed by the fact
that silicon atomic percentage (-30) is constant for samples measured using various deposition
techniques. Hernandez et.
al.8
also states that the dissociation energy of 02, at 119 kcal/mol, is
lower than that of N2, 225 kcal/mol. This means that the silicon atoms will prefer to link with O
instead of N atoms. Pinard et. al. established a ternary diagram, shown in Figure 16, from their







Figure 16: OxNy ternary diagram. [9]
Zone A corresponds to the oxynitride films that are useable. Optical light absorption was also
studied, which is discussed further in section 2.6.2. The absorption level is good for the oxide
and acceptable for the nitride if a thermal treatment is conducted. Zone B corresponds to either
oxide layers SiOx with x2 or to nitride films SiNy, where y 1.33. These are absorbing




studied oxidation on various compositions of oxynitrides. Oxidation of
these films were quantified by the increase in oxygen content (AO), in units of atoms/cm2,
relative to the corresponding unoxidized film. Figure 17 shows how the oxidation proceeds at
1000C for different oxynitride compositions with increasing reaction time. Kuiper further claims
that hydrogen plays an important role in the oxidation of silicon (oxy)nitride. Water not only
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accelerates the oxidation, but is a precursor for the reaction to occur. In dry oxidation, the only
source of hydrogen is the oxynitride layer itself. In accordance to observed experiments, Kuiper
claims that in the first 10 minutes of oxidation, most of this hydrogen will desorb. Some of this
hydrogen will contribute to oxidation, resulting in a slight surface oxidation. This phenomena
may be the reason for a high initial rate in the oxidation. If no additional hydrogen is supplied
from the ambient, as in the case of dry oxidation, the oxidation of the layer will terminate after
this initial period. This concept is further supported by observations of a hydrogen peak at or




Figure 17: ERD Spectrum of 40nm Si3N4 oxidized for 4 hrs. in H20/02 = 75/25.3% HC1. [10]
2.6.2 Infrared Measurements
Pinard, et. al. studied the 1300 - 600 /cm range, where all the principal absorption bands
that are due to bonding vibration can be found. The variation of these bands as a function of the
oxynitride composition is shown in Figure 18.
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x/(x+y)-100%
Figure 18: IR spectra (1300 - 600 /cm) as a function of he SiOx Ny nature. [9]
Notice the stretching at 1060 /cm and the bending vibration at 810 /cm of the Si-O bonds and the
stretching vibration of Si-N at 840 /cm. The Si-0 peaks moves to lower frequencies as the
nitrogen proportion in the oxynitride increases. When going from oxide to nitride, the nitrogen
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atoms take the place of oxygen atoms in the Si-0 sites. Since the oxygen is more electronegative
than the nitrogen, this implies a frequency decrease of the Si-O stretching vibration. With this
information, Pinard concludes that in the deposited oxynitride, all the oxygen present is in the
form of oxide and all the nitrogen in the form of nitride.
Hernandez et. al. also mentions percentages of oxide and nitride in oxynitride films,
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Figure 19: FTIR spectra of samples deposited with several flow ratios. Si3N4 HT-CVD and thermally grown
Si02 spectra are shown for comparison. [8]
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The spectrum shape of the thermal Si02 consists of a main peak at 1070 /cm, due to the Si-O
stretching, and a shoulder at
- 1 130 /cm due to the contribution of the near silicon surface oxide
which is under compressive stress. The partial substitution of oxygen by nitrogen atoms in the
SiN bonds, which are less electronegative, may give rise to bond lengthening, which explains the
shift to lower frequencies. This is in agreement with Pinard's findings. Hernandez goes a step
further and breaks down one of the observed spectrums into guassian peaks to better explain
what is occurring at the bond. Figure 20 shows the r=200 spectrum. The spectrum is fitted by
four guassians at 1021, 947, 838, and 800 /cm. These bands are associated with four different
absorption states of the Si-N stretch mode.
8000 r
1300 1200 1100 1000 900 800 700 600
Wavenumber (cm"1)
Figure 20: Deconvolution into Gaussians of the r = 200 sample spectrum. [8]
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2.6.3 Interface Measurements
Hernandez also performed conductance, interface trap density (Dit), and minority carrier
lifetime (T) measurements. Using the relationship for equivalent parallel conductance from a
measured MOS capacitor admittance:
(2)
Where Gm is the measured conductance and Q is the insulator capacitance measured in strong
accumulation. Figure 21 below shows the change in conductance for varying frequencies for a
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Figure 21: Conductance-Frequency curve of a MOS device biased in the depletion region. [8]
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By taking the peak value of conductance for each ratio, a single valued function of D;t and 1 is
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Figure 22: Interface state density Dit of some series samples. [8]
Dit is shown to increase dramatically, by a factor of 10, as the flow ratio moves from
smaller to larger values. At the larger flow ratios, it tends to saturate to the pure nitride Djt level.
Hernandez speculates that the sudden increase of Dit with the N2/02 flow ratio might be due to
the combined effect of the Si-N-H bond formation at the interface or to some etching by the H2
during the deposition process. The presence of H2 in the plasma gives rise to severe roughening
of the Si surface. This importance of H2 at the interface is a similar point made by Kuiper, et. al.
in their oxidation study.
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2.6.4 Tunneling and Leakage Current:
Guo et
al.11
has developed a method to systematically study the dependence of the
leakage current flowing through the oxynitride film on its oxygen/nitrogen ratio. Guo has been
able to filter out noise in the form of different conduction mechanisms that exist in these
dielectrics, ranging from electron tunneling in silicon oxide to Frenkel-Poole hopping in silicon
nitride.
Frenkel-Poole tunneling is a characteristic tunneling mechanism of silicon nitride. This
type of emission is due to field enhanced thermal excitation of trapped electrons in the
conduction band. An I-V characteristic, along with a band diagram, showing this emission, is
displayed in figure 23. In silicon nitride the current density can be modeled using the
following relation:
J = C 8 exp[-q(^B - sqrt(q/ n e 0) / kT] (3)
Where C is a constant in terms of the trapping density of the insulator, (j)b is the barrier height,

























Figure 23: I-V characteristics ofAu-Si3N4-Si diode at room temperature. [11]
It is possible to produce silicon nitride and oxynitride films in which the current transport
mechanism is predominantly electron
tunneling13
just like in silicon dioxide. The reason that
Frenkel-Poole conduction is not a factor in these dielectric films is speculated to be due to the
substantially lower D, value as compared to conventional CVD oxynitride films.
By examining the conduction barrier heights and dielectric constants of oxynitride films,
obtained experimentally, it is noticed that both parameters vary linearly with oxygen
concentration, as shown in Figure 24. The linearity of the parameters allows for the following
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Where e o, e n, and e on, are the dielectric constant of oxide nitride, and oxynitride, respectively
and <()o, (|>n, and 4>on, are the corresponding conduction band barrier heights. The factor a is the
equivalent percentage of silicon oxide in the oxynitride film (i.e. 100% for pure silicon oxide and
0% for pure silicon nitride). These linear relationships are used for interpolating, for data points
not available experimentally. With these formulas available, the tunneling I-V characteristic for
sets of oxides, nitrides, and oxynitrides can be plotted for various equivalent oxide thickness.
The plot of these I-V curves for both Fowler-Nordheim (FN) and direct tunneling (DT) regimes
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Figure 24: Conduction band barrier heights and dielectric constants of oxynitride films. [11]
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Dielectric Voltage (V)
Figure 25: Leakage current density of dielectric films of - 2.0 nm as a function of refractive




Figure 26 Leakage current density of dielectric films of - 3.0 nm as a function of refractive index
and atomic concentrations of oxygen and nitrogen. [11]
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In the case of the thermal oxide, the calculations made in this study are consistent with
established quantum mechanical work. In the direct tunneling regime, the pure silicon nitride
film gives the lowest leakage current density because of its larger physical thickness, and the
leakage current increases monotonically with the oxygen content. In the FN regime, the
oxynitride actually shows that it can provide a lower leakage current than pure nitride. These














- 15 nmBOT DtotocMc Voltage = 1.0 V
- -0 nmEOT DWectric VcftagB = 2.0 V








^^2 0:52.4% 0:41.1% 0:15.0% 0:15.0% 3 4
Dielectric Film Composition
Figure 27: Relationship between tunneling current and dielectric film composition: dependence
on oxygen/nitrogen concentration. [11]
Another important observation is that with as little as 10% of nitrogen in the film, the direct
tunneling current below IV can be reduced by more than two orders of magnitude compared to a
pure oxide film of equivalent thickness.
32
2.7 Methods of Creating Oxynitride Films:
Since oxynitride films are still in the early phases of development, the methods used to
create these films are still being established. In most work, thermal nitridation is used, but in this
section plasma and implant processes are also discussed.
2.7.1 Thermal Nitridation with NH^:
Exposing oxide films to pure ammonia (NH3) at atmospheric pressure and high
temperatures (-900C 1200C) carries out thermal nitridation of Si02. This method results in
the formation of a
"nitrided"
oxide film with an index of refraction higher than that of the oxide.
Performing this technique for ~1 hr. results in a film mainly consisting of silicon dioxide, with
nitridation occurring primarily at the silicon surface and the silicon-dielectric
interface1
.
This indicates that a fast reaction occurs between Si02 and NH3 at the top surface of the film, but
NH3 also rapidly diffuses to the oxide-silicon interface, where it reacts with the silicon. In a
heavy nitridation process (NH3 atmospheric pressure ambient, 900C-1200C), nearly
stoichiometric silicon nitride is formed at the surface and interfacial regions. After a few
minutes, however, the nitridation reaction mainly continues in the bulk, with the surface and
interface nitrogen concentration remaining essentially constant. This bulk layer of the oxide
undergoes only partial nitridation. The reason for this lack of bulk nitridation may be due to the
surface nitrogen layer impeding the diffusivity of NH3 into the bulk or there may be a lack of
silicon dangling bonds.
However, using a high temperature and an atmospheric hydrogen rich ambient results in a
high fixed charge density (Qf) and a large number of electron traps (Qot) in the dielectric film. It
was observed that hydrogen-containing species (i.e. NHx, -H, -OH) are created by the
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dissociation of NH3 during the nitridation step. Incorporation of these species into the SiCb film
is known to cause electron traps and potential traps in the form of silanol (Si=0=H). These
charges and traps result in shifted threshold voltages, degraded inversion layer mobilities, and
reduced stability under hot carrier stressing. Therefore, oxide layers nitrided in this manner are
not suitable for use as gate dielectrics inMOSFETS.
Later it was discovered that a reoxidation step following nitridation reduces the density of
electron
traps.15
These modified films are known as reoxidized nitrided oxides, ROXNOX,
RNO, or ONO. Reoxidation does not alter the thickness of the nitrided oxide, since the nitrogen
rich layer at the S-SiC2 interface remains intact. This nitrogen layer prevents oxygen from
reaching the silicon and growing further during the reoxidizing cycle. However, if excessive re
oxidation takes place, the nitrogen-rich interface layer may dissipate, permitting thermal
oxidation to resume, resulting in a film thickness
increase.16
RTP (Rapid Thermal Processing) reoxidation has also been proposed to reduce hydrogen
concentration in the nitrided oxide. The range of temperature and times used to nitridate thin
gate oxide films using RTP is 950-1 150C and 15-300 sec, respectively.
Sufficient reoxidation can turn the fixed charge density back to those of a pure oxide.
However, such reoxidation may be excessive, in that it may decrease the interface immunity to
hot carrier stress, and may lead to a relatively large increase in film thickness. Therefore, ONO
films are generally reoxidized only to a degree in which the fixed-oxide-charge density remains
somewhat higher than that of pure oxides. These fixed charge levels contribute to somewhat
higher than that of pure oxides. Post oxidation annealing has been proposed as a technique to
further reduce Qf without degrading the other electrical parameters of the film. Known as a
Fixed Charge Anneal, (FCA), this technique involves an RTP of the gate oxide in a nitrogen
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1 7
ambient, after the poly-Si gate is deposited, but prior to the doping of the gate. In one study , 20
and 30 second RTP anneals were performed in N2 at 1000C on 45nm and 65nm thick films,
respectively. Electron mobility increased by more than 12% while hole mobility increased by
more than 30%.
2.7.2 Thermal Nitridation with NiO:
A solution to some of the NH3-nitrided films is to avoid the incorporation of hydrogen in the
films at the onset. One method of doing this is to replace the NH3 ambient with N20 as the
nitriding ambient. This nitrided oxide still needs to be reoxidized due to nonuniformities found in
composition and thickness across the
wafer.18
This direct growth of a nitrided film resulted in
layers that were too thin for thermal budgets and degraded charge-to-breakdown. A two step
operation, in which oxides are first grown in 02, and then subjected to an oxynitridation step in
N20, has been proposed, which yields better results. When N20 is used as a post-oxidation
annealing ambient, a wide range of final oxide thickness is achievable with much smaller
thermal budgets.
2.7.3 Nitridation by Plasma-Assisted Processing:
In 1998, Lucovsky, et.
al.19
developed a novel plasma-assisted process for N-atom
incorporation at the Si-Si02 interfaces, and demonstrated that nitrided dielectrics prepared in this
way exhibit reduced tunneling currents. The plasma process is composed of two steps. The first
step is a 300C plasma-assisted oxidation process in which N20 was used as the source gas for
both the initial oxide growth and interface nitridation. The second step is a 300C remote
plasma-assisted deposition of an oxide, which results in a stacked ON or ONO structure. To
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obtain a device quality oxide with high reliability, a post deposition rapid thermal anneal (RTA)
at 900C for 30 seconds was required to reduce hydrogen content and suboxide bonding while
promoting chemical and structural relaxations.
The interface characterization was performed using a stacked dielectric sample composed
of a -5-6A thick nitrided interface and a ~50A plasma deposited Si02 film. Figures 28 and 29
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Figure 29: SIMS data on nitride interfaces as a function as a function of nitridation time by detection of
CsN*. [19]





were sputtered off. Results show a definite concentration of N atoms in the immediate vicinity
of the interface. Differences between the two SIMS plots are due to the drive-in of the N atoms
into the Si substrate during the SIMS measurements. After a 90 second exposure the N-based
(He/N2) plasma, N concentration is so great, that a monolayer of nitrogen is formed at the
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interface. This can be realized from plots of normalized nitrogen density vs. nitridation time,
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Figure 31: Normalized plots of integrated ion counts vs. time for
CsN+
ions. [19]
The tunneling current densities for these samples are
displayed in Figures 32 and 33 in
the form of J-V plots, which were obtained from aluminum gate MOS capacitors. The J-V plots
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Figure 32: J-V characteristics for NMOS capacitors with
- 5 nm thick oxide layers, Al gate
electrodes. Characteristics are shown for (i) non-nitrided, (ii) and (iii) partially
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Figure 33: J-V characteristics for capacitors with -2 and 3.0 nm oxide layers, with
n+
polysilicon
gate electrodes for non-nitrided and fully nitrided interfaces. [19]
The flat current density level is the displacement current associated
with the ramped voltage rate
used during testing. The tunnel current, at the
3V range and above, is generated from the
Fowler-Nordheim mechanism. These tunneling currents decrease as the nitridation time
increases. Direct tunneling, below 3V, also shows a similar relationship.
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The relationship between tunneling current density and nitridation time proves to be
difficult to explain. The conduction band offset energy of Si-Si3N4 is much larger than the
Si-
Si02 energy, which would infer the opposite relationship: interfacial nitridation would be
expected to increase tunneling currents. Effective oxide thickness does not seem to be a factor in
the relationship since the tunneling current is seen in FN and direct tunneling studies. Charge
injection direction was also tested, from the substrate and the gate, both yielding no effect on the
relationship. C-V analysis shows a small variation of the flat band voltage with interface
nitridation (<0.05V), indicating that built in oxide fields were not the cause of the current
reductions.
To help in explaining the "current density
- nitridation
time"
relationship, a model was
created for band offset energies, which includes the effects of the dipoles generated at the
interface. The model yields an equivalent metal-semiconductor work function 0Ms for a non-
nitrided surface with interfacial Si-O bonds:
O'Ms(Si-O) = Oms - Vdipole(Si-0) (6)
where Vdipoie(Si-0) is the potential energy step associated with interfacial dipoles. The
difference in potential barrier height between a nitrided interface and the Si-O (suboxide
bonding) interface is given by:
5V = Vdip0le(Si-N) - Vdipole(Si-Osuboxide) (7)
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Using this model with experimental data has shown a difference 8V of at most -O.leV,
indicating that the barrier height is not significantly different for nitrided and non-nitrided
surfaces.
An alternative theory was formulated to explain the tunneling results. A quantum
mechanical approach was taken where the particle, the tunneling electron, was treated as a wave
and an "interfacial reflection
coefficient"
was introduced. The reflection coefficient is similar to
an index of refraction for a wave traveling through different mediums. In this case, the medium
is a transitional nitrided interface. For this type of optical physics analogy to work on nitrided
oxide dielectrics, the monolayer nitridation would have to have an effective index of refraction
higher than that of the oxide surface. In other words, the reduced tunneling current would have
to rely on a significant phase shift for the electron transport in the nitrided later relative to that of
the non-nitrided interface.
2.7.4 Nitrogen Implantation (into substrate) "A Time
Line"
Thermal nitridation has shown that nitrogen can improve oxide integrity and device
performance, but it most cases, this method is hard to implement and can cause unwanted side
effects. The nitrogen ambients usually require special equipment to run them. High thermal
cycles, which are required for some of these nitridations may result in spoiled devices. If ONO
films are created, this additional oxidation creates further process complexity. There is also
unwanted byproducts from the gas such as H in the NH3, which leads to trap sites; and additional
oxygen in the N20, which could lead to nonuniform and unwanted oxide growth. Another
problem of thermal nitridation is that the nitrogen levels at the interfaces are not sufficient, since
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most is lost during high temperature anneals and reoxidations. Implanting of nitrogen has been
proposed as a way to eliminate or reduce these problems.
In early
experiments20
(1980-Ramin et al.), silicon nitride and silicon dioxide layers have
been prepared by implanting large doses
(1016/cm2
to 2xl018/cm2) of nitrogen (N+) or oxygen
(0+) into Si substrates. These films, however, could not be used for MOS dielectrics due to the
heavy implantation damage. In 1995, Soleimani et.
al.21
conducted further research into nitrogen
implantation. P-type <100> wafers, with a resistivity of ~20-40Q-cm, were used in two lot
splits: one with a 950C 20 min. anneal in N2 after implantation, and one without. The lot split
without the anneal was done to examine the effects of the nitrogen accumulation at the interface
and its impact on the growth rate under oxidizing conditions. Tables 2 and 3 illustrate the
experimental procedure. It is important to note that implantation was done in the substrate.
Lot Split Info - Soleimani et al.
GROUP A GROUP B
1 5A native oxide 1 5A native oxide
RCA clean RCA clean
Dry 02 150A screen dry 02 150A screen
implant implant
N2 anneal 950C, 20min., N2 NO ANNEAL
etch screen oxide etch screen oxide
grow gate oxide grow gate oxide
5 pt. ellipsometer 5 pt. ellipsometer
SCA
Table 2 : Lot Split Info on Soleimani et. al, DEC research 1995. [20]
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Implant info - Soleimani et al. - DEC
wafers N2 implants Oxidations Anneals
GROUPA 1, 6.3x1 014/25keV and
1, 1.6, 2.5,4x1 015/25keV
10, 20, 40min. 950C / 20 min./ N2
GROUP B 2, 4x10'725keVand
1,4x1015/25keV
20 min. none
Table 3 : Implant Info on Soleimani et al, DEC research 1995. [20]
During etching of screen oxide, the etch rate was noticeably reduced due to nitridation.
The nitrogen concentration at the silicon-oxide interface was shown to control the growth
kinetics in the silicon oxidation process. The effects of nitrogen on growth kinetics at early
stages of oxidation were examined using the "group
A"
lot split from Table 2. The anneal in this
split was used to pile up the nitrogen atoms at the interface so a high concentration of nitrogen
was present at the beginning of the oxidation step. The nitrogen tends to diffuse upwards towards
the surface. It also has been reported to evaporate from bare silicon substrates under high
temperature, non-oxidizing conditions, but will pile up at Si-Si02 interface, if an oxide is present.
Efficiency of pile-up was investigated by implanting deeper
(1015/cm2
@ lOOkeV through 150A
screen oxide) into the substrate with the peak of the implant at -0.1um away from the silicon
surface. Samples were then annealed for various anneal times at 975C. SJJVIS analysis revealed
that nitrogen pile up at the interface does increase with anneal time.
Oxide growth vs. N2 dose was also investigated. For doses less than 5xl014/cm2, the
resultant oxide thickness is the same as non-implanted samples. For doses greater than or equal
to 1.5xl015/cm2, oxide growth becomes nonexistent after 30-35A of growth. This initial 30-35A
growth at high doses is believed to be the minimum oxide thickness required to accommodate
the N pileup at the Si/Si02 interface, and prevent its evaporation from
silicon."
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Using the Surface Charge Analyzer (SCA), the resultant fixed charge was examined.
Oxide fixed charged has been linked to concentration of nitrogen in RNO and N20 grown
oxides. The charge that was found represents the amount of nitrogen found in the oxide. Using
this knowledge the following was determined:
More N in oxide for higher doses (obvious)
N concentration higher at initial stage of oxidation (due to pile-up at anneal)
N concentration reduces after 40 minutes of oxidation
Increase in oxide growth correlates to a lower N concentration/content, (more Si- bonds
available for reaction with oxygen)
Split or group B, where no anneal was performed after implant, yielded some very interesting
results. This split acted as a feasibility study for the effects of nitrogen build up at the interface.
A smaller oxide thickness resulted from smaller nitrogen doses. Retardation of oxide thickness
was more pronounced. It was possible to obtain a high implant concentration at lower implant
doses, with less implant damage. However, at the time this paper was published, this
methodology was not fully characterized.
C. T. Lui et al. 22continued this light implant work and characterized it in 1996-1997. They
also mentioned that the previous implantation work done by Soleimani et al. also caused
substrate damage and dislocation loops which further propagated after subsequent thermal
cycles. They commented on the insensitivity of implantation into wet oxide growth. With this
background, they proved their case for lighter implants. They focused on an implant range from
5xl013 5xl014
/cm2, which was enough to reduce oxidation rates. In addition to oxide




characteristics did not experience much change after implantation; the index of refraction for the
implanted oxide was 1.458, very close to a pure oxide, and the thickness change was negligible.
A summary of the experimental run is shown in Table 4.
Lui et al. Methodology
samples: <100>Si
RCA clean
grow 200A screen oxide
implant @25keV
etch screen oxide
grow gate oxide -150A in dry 02 @ 800C
ellipsometry (16 sites averaged)
2000A poly-Si deposited @ 600C
TEM on three sites (used to find Tox as well)
Table 4 : Lui, et al. process info. [22]
Oxide Thickness and Growth Rate Reduction for Various N+ I/I Doses After 10
min., 25 min., and 2 hr. Oxidation






10 min. 34A 34A 27A 25A 23A
25 min. 52A 52A 43A 40A 28A
2hr. 100A 100A 83A 75A 36A
growth rate
reduction
Ref. Point 0% 20% 26% 32%
Table 5 : Lui et al. Implant information. [22]
As shown in Table 5, Lui et. al., was able to characterize the effect of implant dose vs. oxide
growth. A reduction in thickness non-uniformity also accompanies the reduced growth rate.
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When the dose was kept below
2xl014/cm2
or below, no dislocation loops were observed.
However, the
5xl014/cm2
dose resulted in dislocation loops of ~20nm in diameter at the top
surface of the substrate. Density for the loops was determined by implant dose.
In addition, the electrical characteristics of the implanted films were also studied, by
fabricating poly-gate MOS capacitors. Dielectric strength of these samples were shown with a
-5.75V breakdown voltage for a 25A oxide (23V/cm) and a -9.5V for a 52A oxide (18.3V/cm).
N-channel MOSFETS were also subjected to N-implantation to study the effects upon Vt.
The threshold voltage, Vt, was not adversely affected. At a
2xl013/cm2
implant dose, the device
parameters are identical to the control device that did not receive an implantation. This indicates




dose, a thinner oxide is grown, which naturally results in a Vt drop, and an increase
in the on and off currents of the transistor.
2.7.5 Reliability ofNitrogen ImplantationMethods
Another concern that should be addressed about nitrogen implantation is the reliability of
the technique. Chuan Lin et
al.23
investigated the effects of implant doses, sacrificial oxide
thickness, and gate oxide thickness on gate oxide reliability.
Processing was similar to those described in Tables 1 and 3, with MOS
capacitors fabricated
on p <100> wafers.
Sacrificial thermal oxides were first grown on the patterned wafers in an 02
ambient at 950C. The thickness used were 15, 70, and lOOnm. The implant species was
N2+






The implant was followed by a high temperature anneal in N2. The screen
oxide was then etched
and the samples underwent an RCA clean prior to gate oxidation. Gate
oxidation was done using
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an RTP system in an 02 ambient at 950C. The poly-Si gates were created by deposition at
625C, and doped with POCl3.
Charge-to-breakdown tests were conducted on the capacitors with various implant doses. A
10 /cm dose showed the lowest Qbd breakdown for both polarities applied to the gate. Doses
of 5x10 /cm and less showed a higher Qbd- It was also shown that a decrease in N dose
resulted in an increase in Qbd for negative stress.
The degradation of the oxide reliability is not due to the nitrogen incorporation. Nitrogen
actually improves the gate oxide reliability. The degradation originates from induced substrate
damage which is not removed during post implant anneal or uneven oxide growth due to an
uneven implant. The higher the implant dose, the higher the charge trapping rate. The degree of
traps was measured by measuring the voltage necessary for a constant current density of
2A/cm2
after stressing for 300 seconds. The stress induced leakage current (SILC) also increased with
the higher charge trapping, which supports the trap assisted tunneling model. Devices that had
the thickest sacrificial oxide during implant had the best reliability. The thicker sacrificial oxide
will receive most of the implant damage, at the cost of reduction of nitrogen into the substrate.
The main conclusion drawn from this study is a higher implant dose will give better thickness
control, but at the same time, will cause degradation of gate oxide reliability.
2.7.6 Implanting into the Poly Gate:
In 1987, Haddad and Liang24, implanted MOS capacitors gates and measured the nitrogen
concentrations and electrical properties of the devices. Nitrogen was implanted into the poly-Si
gates followed by a high temperature anneal in order to drive the N atoms through the oxide and
incorporate them at the Si-Si02 interface. The test methodology for this work is shown in Table
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6 and in figure 34. One noticeable drawback to this methodology is the high temperature thermal
cycle, which drives the nitrogen to the interface. For
"state-of-the-art"
processing methods,
back-end thermal cycles like this may lead to spoiled devices.
Haddad and Liang Poly-Implant Methodology
samples: p-type <100> Si
active areas defined by LOCOS
(<100A) oxide grown in 02/HCI ambient @ 1000C
10 min. Ar anneal @ 1000C
2.5um poly-Si deposited and doped with POCI3





poly -Si masked and plasma etched
thermal cycle to simulate interpoly oxidation for FG
resultant oxide removed on gate surface
Aluminum sputtered for back contact
Auger electron spectroscopy (AES)
C-V techniques
(1) implant






Figure 34 : implantation into poly gate
ofMOS capacitor. [24]
Table 6 : Haddad and Liang poly-implant methodology. [24]
Auger electron spectroscopy results showed the concentrations of the nitrogen and
oxygen content before and after the thermal anneal cycle. The result was a reduction of nitrogen
in the poly-Si, with increased concentrations appearing at the oxide interfaces.
Charge to breakdown was performed, resulting in an improved breakdown. This
improved breakdown may be due to the reduced hole trapping efficiency, which is the major
mechanism for breakdown. The density of interface traps, Dit, was measured via C-V analysis.
From this work, a smaller Dit occurred for implanted devices.
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The quality of the implanted films was found to be a strong function of the implant
dosage. For this experiment, the optimal dose was lxl016/cm2, with
lxl014/cm2
doses producing
negligible improvements in Qbd-
Recently, Bin Yu, et.
al.25
used, this poly-gate implantation for dual gate CMOS
transistors. The electrical characteristics of sub-0.25 um dual doped gate transistors (both p and
n channel), MOS capacitor quasi-static C-V curve, SIMS profile, poly-Si gate Rs, and oxide Qbd
were compared at different nitrogen dose levels. Different lot splits were done for various
implant doses (1015, 5xl015,
1016 /cm2
@ 40keV) and anneal temperatures (1000C & 1050C).
At nitrogen doses larger than 5xl015/cm2, boron penetration in the p-gate was completely
prohibited, even at high thermal cycles. However, as the Nh dose increases, the p+ gate showed
more depletion as seen in Vt data and C-V curves. At
10!6/cm2
dose, the p-MOSFET showed a
large negative V, shift and large scattering in the V, data. It is believed that the N14 peak in the
bulk poly-Si is mainly responsible for the suppression, since boron diffusion is retarded in the
bulk. While more boron is confined near the poly-Si surface, the lower boron concentration near
the poly-Si/Si02 interface results in more gate depletion. The sheet resistance (Rs) of the p+ gate
also increased due to the nitrogen incorporation. Unsilicided Rs increased from 250Q/sq. to
3802/sq., while a silicided increase from 11 Q/sq. to 15Q/sq. Inversion mode Qbd inferred that
in order to have significant improvements in p-channel Qbd, nitrogen dose has to be greater than
1015/cm2. There seems to be a tradeoff between boron penetration vs. poly depletion, oxide QBd,
and poly sheet resistance. The p+ and
n-i-
gates showed a negative V, shift with Ni4 dose,
indicating that the implant creates positive fixed charge in the gate oxide. The Io0ff and IDsat




Another case study which examined poly-gate implantation was done by Kuroi et al.
Kuroi clarified the effects of nitridation on various oxide formation methods using this nitrogen
implantation technique on NMOS, PMOS, and MOS-C device structures. The oxide formation
methods, along with the nitrogen implantation conditions for each processing split are shown in
Table 7.
Kuroi et al. Process Split Information (-100A)
Lot Split ID Oxide Formation Method Nitrogen Dose
a In a pyrogenic steam ambient
4xl015 /cm2




d CVD TEOS / thermal oxide
4xl015/cm2
Table 7: Kuroi et al. Process Split Information (-100A). [26]
Figure 8 shows the effective electron and hole mobilities ofMOSFETS vs. the effective electric
field. There is almost no difference in the electron and hole mobility in the samples with the
thermal oxide films and the stacked CVD oxide film. The CVD film, however, showed severe
degradation, most likely due to poor interface quality. Most importantly, it was found that








































Figure 35: The effective (a) electron mobility and (b) hole mobility ofMOSFETs for various oxide films. [26]
Poly-Si implant nitridation also showed reduction in AVt for both NMOS and PMOS, as shown
in the Figure 36. Figure 37 shows the reduction in the number of electron traps by nitridation.
The number of electron traps is reduced by replacement of the Si-H bonds with nitrogen, which
































(a) (b) (c) (d)
Oxide formation methods
'(b)
Figure 36: Threshold voltage shift with and without nitrogen implant for (a) NMOSFETS and (b)
PMOSFETS. [26]
0 500 1000 0 500 1000 0 500 1000 0 500 1000
Time(s) Time(s) Time (s) Time (s)
Figure 37: The effects of nitridation on the gate voltage shift ofMOS capacitor under
constant-current injection, for (a) thermal oxide formed in pyrogenic ambient,
(b) thermal oxide formed in dry oxygen ambient, (c) CVD oxide, and (d)
thermal/CVD stacked oxide
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Charge-to-breakdown (Qbd) tests were also conducted on MOS-C with 0.25/cm area,
using electron injection into the silicon substrate at a current density of 0.1 A/cm2. Resultant
cumulative failure plots are shown in Figure 38, comparing nitrided and non-nitrided samples.
The infant or quick failures seen in the non-nitrided samples are due to the dopant penetration
from the polysilicon gate. The nitride samples do not show any early failures since the nitrogen
concentration at the interface inhibits the diffusion of dopants to the substrate. Kuroi concluded
that the best candidate for future dielectrics is a stacked CVD gate oxide subjected to nitridation
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Qbd(C/cm2)
Figure 38: Constant current TDDB characteristics ofMOS capacitor with
and without nitrogen implantation into the gate polysilicon film
for (a) thermal oxide formed in the pyrogenic ambient, (b) thermal
oxide formed in the dry oxygen ambient, (c) CVD oxide, and (d)
thermal/CVD stacked oxide.
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Implantation was also investigated for poly-Si spacers by Huang et
al.27
in 1997.
Although this does not apply to devices or electrical characteristics, this research does provide
insight into the oxidation kinetics for N2-doped poly-Si and its microstructure after oxidation.
From their work, the following observations were made:
Oxidation rates are inversely dependant on nitrogen concentration in implanted
silicon.
The rate of oxidation was reduced to 1/3 when the nitrogen concentration is
7x10 /cm
, but does not change much for a concentration below 10 /cm .
SIMS data revealed nitrogen segregation to the Si-Si02 interface and the Si02
surface.
TEM images showed evidence of an oxynitride layer at the interface.
N-doped amorphous silicon did recrystallize during high temperature oxidation but
grain growth was retarded.
A low oxidation rate was observed due to the segregation of N to the Si-Si02
interface, where the nitrogen forms a strong Si-N bond.
2.7.7 Nitrogen ImplantationWork Done at RIT:
In May of 1997, Luis Lopez presented nitrogen-implantation work he had done in
collaboration with Dr. Santosh
Kurinec.28
The basis of the work followed the light nitrogen
substrate implants of
Lui.22
Nitrogen was implanted into the <100> p-type Si substrates at
35keV through a 400A screen oxide. Projected range of implanted nitrogen into the substrate
was simulated using TRIM
software. The nitrogen peak was simulated 500A below the surface.
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Different doses (0, 2xl013, 5xl014,
9xl014
/cm2) were performed on the same substrate by
photoresist masking.
Lopez and Kurinec Implant Methodology
samples: p-type <100> Si
Simulation with SRIM
Grow 400A screen oxide - dry02 (5lpm) @ 1000C 25 min.
Half wafer covered with photoresist
Dose of nitrogen implanted at 35keV
Photoresist removed and the wafers went through a blanket implant
Screen oxide etched in BOE for a min.
RCA clean
HF dip for 20 seconds to remove native oxide
TCA clean of furnace tube
Oxidation at two temperatures (975C or 1050C) for three possible soaking
times (15, 30, or 120 minutes)
Ellipsometry on 40 sites of half of each Si wafer
Table 8: Lopez and Kurinek RIT methodology. [28]
The oxidation rate and thickness did exhibit retardation. For doses lower than 1014/cm2,
the oxidation rate remained the same. Ellipsometry data showed greater non-uniformity with
higher nitrogen doses. Previous work (Lui) had indicated an improvement in uniformity.
Reasons for this discrepancy may be due to the implantation profile. If the nitrogen is not evenly
distributed across the sample, only certain areas would show a retardation on the oxide growth.
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2.8 Processing Issues;
During processing of devices, there are many steps that may cause stressing or failure of
the dielectric. Factors such as surface roughness of the substrate, metal contamination,
diffusion-
block effectiveness of the dielectric, and plasma damage have shown to make a difference in
electrical characterization. In making devices to test the electrical characteristics of dielectrics,
these issues must be addressed.
2.8.1 Surface Roughness:
As oxide films approach 100A in thickness, surface roughness can significantly reduce
the effective oxide thickness. In addition, the sharp edges of the surface can act as high electric
field points, which can stress the oxide and result in premature breakdown. Preventive measures,
such as requiring a Si-surface roughness of less than 5A, is being used to reduce this problem.
Surface roughness is measured by using tools such as the atomic force microscope (AFM) which
can image the subnanometer 3D contours of the Si-surface.
Surface roughness can originate in the RCA clean methodology. It has been found to
depend on the chemicals and ratios used. In one report29, reducing the NH4OH of the SC-1
solution has resulted in a reduction in surface roughness. An initial solution of
NH40H:H202:H20 in the ratio of 1:1:5 showed noticeable surface-roughness, while modified
ratios of 0.5:1:5 and 0.25:1:5, caused negligible roughness.
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Oxidation methodology also is a source of surface roughness. Field oxide growths near
gate edges will lead to high compressive stress, which results in roughening. These edges can
also cause thinning at the field oxide edge as seen in Figure 39. These sharp edges are high field
points that degrade the voltage breakdown strength of the oxide. This form of roughness can be
reduced using a post oxidation anneal step.





Figure 39: Field oxide edge thinning of the gate oxide. [29]
2.8.2 Metal Contamination:
Substrate metal contamination is the presence of metals such as Al, Fe, and Au on the Si
surface prior to gate oxidation. These metals degrade the gate oxide properties by creating deep
level traps that can create charge sites and conductive paths through the dielectric. Metal
contamination can be introduced from tools in the lab, such as tweezers, vacuum chucks,
sputtering residue, and the heating coils of the furnace tube. Contamination can be monitored by
examining the density of interface traps (D,).
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2.8.3 Dopant Penetration:
When making poly-Si gates, diffusion-block effectiveness of the underlying layers is
important to the electrical performance of the device. If the dopant in the poly-Si diffuses to the
substrate, during a thermal step, the threshold voltage (Vt) of the device will change. For optimal
logic gate performance, the Vt of n and p channel devices in CMOS circuits should have
comparable magnitudes. In addition, for maximum current-drive capability, the Vt should be as
small as possible. In particular, the boron penetration from P+ doped polysilicon gates can cause
degradation in device performance. Symptoms of boron penetration in a PMOS are recognized
as VT voltage instability and sub-threshold swing degradation. Reliability is also affected as seen
by a reduction in voltage breakdown strength and increase in charge trapping
rate.30
When boron diffuses into the gate oxide from the doped poly-Si gate, it takes the form of
negative charge, which results in positive Vt shifts. If boron reaches the Si substrate, it will
counter the channel threshold V, adjustment implant, which is of the opposite dopant species,
Phosphorous (n-type). This compensation near the surface, below the gate oxide, causes
considerable degradation in the sub-threshold characteristics apart from the threshold voltage
increase. Figure 40 shows the effects of boron penetration on Vt, subthreshold swing, and
transconductance. The effects of boron penetration on reliability, in the form of charge-to-

































doped polysilicon gate p-MOSFET degradation because of boron penetration: (a)
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Figure 41: Charge-to-breakdown characteristics for thermal oxides with different
amounts of boron penetration. Constant current density = 100 mA/cm . [30]
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There are primarily two approaches to reduce boron penetration. One way is to alter the
polysilicon gate structure to reduce boron penetration; the other way is to modify the gate oxide
to reduce the boron penetration. The gate material's structure can be modified to have a larger
grain size. A larger grain size infers fewer grain boundaries available for the boron to diffuse
through. Amorphous-Si and stacked Si gates are also alternative methods to poly-Si, due to the
reduction in grain boundaries and diffusion paths. The oxide can be altered, through nitridation
methods, to withstand boron diffusion. A nitrogen containing bond structure is an excellent
diffusion barrier against most dopants. Figure 42 shows the resilience of a nitrided oxide to
boron penetration. The plots show that Vt, sub-threshold swing, and transconductance do not
change for increasing thermal cycles. Figure 43 shows reliability of an N20 nitrided oxide in
blocking boron diffusion. Breakdown voltage strength of nitrided oxides is superior or
comparable to grown oxide.
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Figure 43: Charge-to-breakdown comparison for thermal gate oxide and N20-
annealed gate oxide. Constant current density = 100 mA/cm2. [30]
2.8.4 Plasma Induced Damage
Charge damage in oxides originates from plasma non-uniformities that lead to a local
imbalance of ion and electron currents at the wafer surface. This imbalance causes the surface to
charge until the surface potential becomes high enough to bring the local sheath conduction
currents into balance. Charge will safely dissipate laterally provided the poly-Si is heavily doped
and the conduction cross-sectional area is wide enough. However, as the poly-Si is etched, these
poly-Si conduction paths thin, until they are etched away, leaving antennas. At this point, the
charge difference is balanced by a tunneling current, known as FN tunneling, which may cause
damage to the oxide.
McVittie31
has shown the amount of damage is dependent upon three factors: the
non-
uniformity of the plasma, the device structure, and the oxide
quality. Plasma non-uniformities
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are dependant upon the equipment and plasma source design. Device structures with large areas
are more susceptible to damage in that they act as a larger antenna. Similarly, with a smaller
antenna, plasma damaged is lessened. The last factor is the quality of the oxide. In
experimentation, a factor of 30 difference in sensitivity was found between a very good, fully
annealed thermal oxide and a CVD oxide.
A follow-up by
McVittie32
expanded on plasma damage by discussing the causes and
impacts of charging and methods to reduce them. Charging damage is identified as a MOS
floating gate problem, which occurs when a plasma directly contacts wafers being processed.
The damage in the form of traps in the gate oxide tend to be only partially annealable and can
degrade all the electrical properties of the oxide.
The charging may be from an imbalance of local ion and electron fluxes and result in
either build-up or current flow. Causes for the imbalance include electrode edge effects,
non-
optimized electric fields, rf current uniformity, and a poor source design. Another source of
charging is topography dependent charging (TDC), which is caused by the directional difference
between positive ions and electrons which cause positive charging at structure bottoms and
negative charging at structure tops. This phenomena is illustrated in Figure 44. This type of
charging is important to monitor since it increases with structure
aspect ratio and cannot be








Figure 44: Topography dependent charging (TDC), also known as the electron shading effect, (a)
simulation showing charging of 3:1 aspect ratio (AE) structure and current path for
damage. [32]
The impact of charging can result in a high charging voltage, which may generate
excessive tunneling current through the gate oxide resulting in damage. Oxide damage, mainly
in the form of traps, seems to scale with the net Jfn fluence which depends on the plasma current
density (Jp = Jions - Jeiectrons)> oxide voltage, and the collection efficiency of the structure. The
collection efficiency, also known as antenna ratio, is the ratio of the thin oxide gate area to the
collection area which can be the physical antenna area or a temporary peripheral edge area, as
seen in Figure 45. The RTF, lag, where narrow openings etch slower, can add to the problem by
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temporarily creating collection areas between structures as schematically shown in Figure 45 and










Figure 45: (a) Jp collection for exposed antenna, (b) Jp collection at edge for
masked antenna and by RIE lag effect in spaces. [32]
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Figure 46: Polysilicon etch results showing how RIE lag increases
size of
collection antenna and subsequent damage. [32]
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The magnitude of the tunneling current density can be determined by graphical analysis.
This is accomplished by assuming that the thin oxide is the current limiting element in the
current path back to the plasma. The intersection of the oxide and the plasma J-V characteristics
can be used to determine an oxide J-V level. This method is shown in Figure 47.
10
Probe measurement





Figure 47: Example of how antenna ratio increases oxide current
(intersection points) through a 100A oxide. [32]
The oxide current level increases with decreasing oxide thickness t<,x. As the current
makes the transition from F-N tunneling to direct tunneling, the trap generation rate with oxide
current is expected to decrease for toX< 50A. This is due to the less energetic state of the
electrons, which have a lower chance of collision. Figure 48 shows an example of Qbd
increasing for toX below 40A. These results are hard to come by since most data at such small tox
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Figure 48: Effect of tox on QbD for PMOS damaged. [32]
Most of the reduction strategies mentioned are conclusion drawn from looking at the
















Lin, et. al. conducted a study of plasma damage on sub-40A oxides. Above the 40A thickness,
conduction from the antenna occurs as FN tunneling. Under such conditions, electron current
injected into the oxide may transfer energy into the oxide and lead to trap and interface state
generation. This phenomena may shift device parameters such as threshold voltage (Vt), sub
threshold swing, and transconductance. However, below 40A, this situation may change since
direct tunneling replaces the FN tunneling if oxide voltage (V0x) is smaller than the barrier
height of the electron at the Si/Si02 interface (-3.2V). Lin, et. al. studied a 26A oxide film
exposed to a down stream asher, looking at the electrical parameters, threshold voltage (Vt), sub
threshold swing, transconductance, and charge-to-breakdown (Qbd)- The Qbd parameter proved
to be the most reliable and sensitive measure of plasma damage as seen in Figure 49. This
indicates that destructive measurements like this one, and others such as time dependant
breakdown (TDDB) and voltage breakdown strength (VBr), may be the better methods to
measure plasma damage. The other traditional methods of monitoring transistor parameters
including VT, sub-threshold swing, and transconductance were shown not to be appropriate for
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3.1 Dielectric Strength Testing:
The dielectric strength of the oxide is the maximum electric field that can be applied
before it breaks down. The origin of breakdown is explained by the hole generation and trapping
model. The model proposes that at high fields the electrons are injected into the conduction band
by FN tunneling. In the conduction band, the injected electrons are accelerated by the field oxide
toward the anode, thereby gaining kinetic energy. Some of the high-energy electrons generate
electron-hole pairs within the oxide. A fraction of the generated holes are trapped at localized
areas of the oxide, which have a high propensity to trap positive charge. The locally trapped
holes increase the positive charge, and thus the field, at such points in the oxides. This in turn
increases the tunneling current density, resulting in a positive feedback effect. When the density
of the trapped oxide hole charge (Qot+) at one of these locations reaches some critical value, the




the oxide band diagram is shown in Figure 50. Notice that the fields change according the
location of the charge centroids. Breakdown is measured in units of V/cm and can be measured
using many different methods.
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P-sub
Figure 50: SiC>2 energy band diagram showing trapped holes
Qot+
and trapped electrons Qot [12]
In the ramped voltage stress test, a voltage applied between the gate and the substrate of
the MOS-C is increased linearly with time until the dielectric breaks down. Breakdown is
measured by the voltage value, VBd, at which a sudden voltage drop across the oxide is observed.
To obtain the field strength value, just simply divide by the dielectric thickness. Figure 51
depicts the test setup for the ramped-voltage
breakdown test. The resistor, Rs, is used to quantify











Figure 51: (a.) An HP4145 is used to stress the oxide and obtain an I-V curve. Die sites
must have a MOS capacitor fabricated for this test, (b.) By taking the voltage
difference at which theMOS cap "pops", the dielectric field strength can be
found directly; EBd = Vso/tox-
Histogram plots are usually used to represent breakdown data. Distribution ranges for
breakdown are classified into three groups: A-mode (infant failures), B-mode, and C-mode (ideal

























Figure 52: Histogram distributions for various failure modes. Mode A are infant failures and Mode C
are ideal failures. Mode B can originate from various mechanisms and are the most
unpredictable. [2]
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A-mode failures are due to processing defects such as pinholes and particulates that create shorts
and stress points in the oxide. B-mode failures are the worst from a reliability standpoint; they
are hard to predict and prevent. C-mode is the ideal case, these are wear-out failures and a value
> lOMV/cm is indicative of a high quality oxide.
3.2 Time-Dependant-Dielectric Breakdown (TDDB):
If the electric field in the oxide is kept constant during the stress test, the biasing time
becomes the variable. TDDB is the time it takes to breakdown an oxide film at a constant
voltage. The constant voltage level chosen should be near the ramped breakdown voltage. This
test quantifies how long an oxide can withstand a constant level of stress. The test setup for




(a) Testsetup for constant
voltage TDDB
(b) Timeplot for constant
voltage stress (TDDB)
Figure 53: (a), the setup consists of a constant voltage source in
series with theMOS-C (b). measure
the time untilMOS-C breaks down and hits a compliance level (short).
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3.3 Charge-to-Breakdown (QRn):
Charge-to-breakdown is the total carrier flux passing through the oxide before reaching a
destructive breakdown. Qbd is measured using a constant current injection technique. The value




Where Jinjected is the injected current and tBD is the time to breakdown. It has been shown that for
small values of Jinjected, the value of Qbd for defect free gate oxide films is constant as a function
of the magnitude of Jinjected- A value of or higher is indicative of a highly reliable
oxide. Higher injected current levels may result in reduced Qbd values.






(b) Timeplot for constant
currentstress
time
Figure 54: (a). The setup consists of a constant current source in series with the MOS-C. (b). Measure the




in the Qbd time plot of figure 55b is from a "self
healing"
gate
evaporation effect. If the gate is aluminum and the current injection is highly concentrated, the
heat generated will make the gate area under the probe tip volatile, leaving an air gap. This
prevents the charge from building and breaking down the oxide at that particular point. This
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phenomena continues in other areas, creating multiple "notching". A picture of a volatile gate
surface can be seen in Figure 55.
Figure 55: A SEM photograph of two breakdown spots. [2]
3.4 Surface Charge Analysis (SCA):
The Surface Charge Analyzer (SCA) is similar to conventional C-V instruments, except it
utilizes a transparent electrode supported by a mylar spacer to form a temporary gate; eliminating
the need for capacitor fabrication and allows for the characterization of the oxide immediately
after growth. A voltage ramp biases the capacitor between accumulation and inversion. A
pulsed LED generates a charge (Qind) in the Si, positive or negative depending upon the
conditions of the interface created by the bias. A corresponding current flows in the gate
electrode in response to Qind. A plot of depletion width (Wp) vs. Qind resembles the
conventional C-V plot. Shifts in this curve correspond to oxide charges. Minority Carrier
Lifetime can also be measured by analyzing induced charge vs. light intensity data. A schematic
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Figure 56 (a). Schematic of the SCA system, (b). A closer look at how the SCA determines Qox by measuring
change in depletion width.
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Figure 56 (c): The SCA plots the depletion width as a function of induced charge, which resembles an




The tests described provide electrical data that must be further analyzed in order to
determine the reliability of the oxide in a quantitative form. This section provides descriptions of
tools and procedures that are used to quantify the reliability.
3.5.1 Cumulative Distribution Function:
Let there be N units in a population, and let these units be placed under test at time t=0.
At time t, assume that Np(t) of the devices have failed and NS=N-Nj<t) of the devices have
survived. The ratio of surviving units to original units (Ns/N), is termed reliability. Similarly,
the ratio of failing units to original units (Nf/N) is known as the cumulative distribution function,
F(t). A typical F(t) function has the following criteria:
F(t) = 0 t<0
0 < F(t) < F(f) 0 < t <
t'
F(t) - 1 t- oo
F(t) functions can yield the cumulative failure percentage, which can be plotted vs. time or point
of failure. Constant current and voltage stress tests, as well as ramped voltage stress tests can be
plotted this way, as shown in the example in Figure 57.
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Cumulative Percentage for Run 1 (Oxide Breakdown)
7.5 8 8.5 9 9.5
Electric field (MV/cm)
10 10.5
Figure 57: Example of a Cumulative Distribution
3.5.2 Log-Normal Cumulative Distribution Function:
The log-normal distribution function is another form of F(t) that has been empirically
shown to successfully describe the failure of statistics of oxide
breakdown. TDDB and Qbd tests
usually are displayed in this format, using log-normal plotting paper. The
function f(t) of the log












where o is the dispersion of the distribution. The median time to failure, where 50% of the
devices have failed, is denoted by t50. The time to failure is determined from the mean: t50
= eu.
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Experimental data can be fitted to the log-normal distribution function by plotting the data on
log-normal plotting paper. A straight line is obtained if the probability distribution is
log-
normal.
3.5.3 Weibull Cumulative Distribution Function:
Weibull analysis is used for failure forecasting, risk analysis, and analyzing inadequate
data. If the failure rate of a group of parts varies as the power of the age of the device, as in the
case of oxide breakdown, the Weibull provides an appropriate fit. The time to failure vs.
cumulative percentage failure is well fitted with aWeibull distribution. The Weibull distribution
is suitable for products with multiple components. More specifically, if a unit consists of many
parts
,
each with a failure time from the same distribution, and if the unit fails with the first part
failure, then the Weibull distribution would be suitable. A perfect example is the life of a
capacitor, where the life is determined by the weakest portion of the dielectric in it. Other
applications include the early failure of gate oxides and the presentation of oxide data involving
time-to-failure.












The parameter (3 is called the shape parameter or slope of the distribution. P determines what
type of failure has occurred:
(3 < 1 indicates infant mortality
P = 1 indicates random failure
P > 1 indicates wear out failure
The parameter a is defined as the age at which 63.2% of the units will have failed.
The mean-time-to-failure, MTTF, of the device or system can be determined from the following
relation:
MTTF = ccT 1 +1
P
(11)
The T term is the gamma function that is defined as:
r(v) = Jzv-,exp(-zMz (12)
0
For P = 1, MTTF and a are equal. For P > 1, the mean-time-between-failure MTBF and a are
approximately
equal.34
A typical Weibull plot will be linear for a good fit. The linearity indicates the data takes
the form of a Weibull distribution. Plots use a specific scale: the ordinate is marked in
cumulative percent failed devices F(t) and the abscissa is ln(t) or ln(E) for ramped voltage tests.
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Figure 58: Example of aWeibull Distribution.
CHAPTER IV
EXPERIMENTS
The experimental work progressed in phases, with each phase characterized by a goal that
had to be achieved in order to get to the next phase. Phase 1 was focused on scaling the existing
Al-gate, 200A SiC<2 MOS process down to 100A oxide thickness while maintaining dielectric
strength > lOMV/cm and yields 85-100% for the capacitors. Phase 2 was to determine electrical
characteristics for reliability and develop a nitrided 100A oxide. Phase 3 was to implement a
poly-gate process similar to transistors.
PHASE 1: Thin Gate Oxide ~100A Characterization
A 200A Si02, Al-gate process for fabrication of MOS capacitors existed at PJT, which
yielded dielectric strength > lOMV/cm and yielded 85-100%. The first issue was to extend this
capability to 100A dielectrics.
4.1 Standard Al-GateMOS-C Process Steps:
The process steps below were used for the standard aluminum gate MOS capacitor
(MOS-C) fabrication on p-type substrates. This MOS-C structure had the fewest processing
requirements, making it an efficient structure to study the gate
oxide. These steps are the generic
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framework from which all the thin oxidation runs were based. Cross-sections of this process are
displayed in Figure 59(a)-(g). Full processing details are in Appendix A. As a general note,
metal tweezers were avoided during processing, only vacuum wands touched the wafers.
Figure 59(a). - (g).: Standard MOS Capacitor Process Flow Diagram: The diagrams below show
the cross sectional view of MOS capacitors being fabricated on a wafer.
Thickness and dimensions are not drawn to scale; they are distorted to allow
for basic understanding. Both back and front sides of the wafer are visible
in the cross-section in order to show the back contact creation.
(a). A p-substrate receives an RCA preclean prior to gate oxidation. Using a p-substrate reduces the




(b). Evaporate Aluminum film on front side. Pump down to ~1 E-6 Torr and evaporate 2 aluminum
pellets.





(c). Photolithography step followed by an aluminum wet etch in phosphoric acid at 45C. Etch until





(d). Inspection for aluminum clearance.
gatprwirte
p substrate
(e). Coat front side with photoresist and etch the backside oxide with 50:1 HF for -2 min.
Aluminum
p substrate
(f). Turn over and coat aluminum on backside of wafer for an ohmic contact. The resist is left on
to protect the front side from scratching/contamination.




This was the first attempt at a -100A oxide growth. Two p-type (Boron), [100] orientation,
-20 2-cm wafers were used to fabricate MOS-C structures. A processing split was performed at
the RCA clean where dummy and control wafers did not receive an HF dip while the device
wafers were dipped in General Chemical's Class 10, surfactanated, 100:1 HF. The gate oxidation
recipe differs from the generic template above at the following steps:
(a.)Ramp to 850C under N2 (5.5 1pm) and not 890C for the
1st
oxidation.
(b.)Ramp down to 850C under N2. (5.5 1pm) after the 1000C anneal.
SCA analysis was performed after the gate oxidation step to quantify oxide charge.
4.1.2 RUNB:
This run contains the same steps as RUN A, except for a modification to the oxidation. The
oxidation temperature was increased to 900C, the mid-anneal time was doubled to 60 min., and
the second oxidation cycle was increased from 10 to 14 min. Two p-type (Boron), [100]
orientation, -20 Q-cm wafers were used to fabricateMOS-C structures.
4.1.3 RUN C:
This run removed the processing split at the RCA clean step, which resulted in all wafers
being processed in regular class- 10 chemicals. The oxidation step is similar to RUN B except
that the mid-anneal time was reduced to 50 min. SCA analysis was also performed after the gate
oxidation step, and ramped dielectric stress testing was also performed afterMOS-C fabrication.
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4.1.4 RUND:
This RUN is identical to RUN C except for the small adjustment of the mid-anneal time
in the oxidation step from 50 to 60 min.
4.1.5 Sputtered vs. Evaporated Aluminum Gate:
This run studied the effects of plasma damage on the MOS-C aluminum gate process.
Four p-type (Boron), [100] orientation, ~20Q-cm wafers were used to fabricate MOS-C
structures. A processing split was performed at the gate metal step, where two wafers were
evaporated and two were sputtered. The settings for the sputtering system are given in Table 9.




Ar flow : 56.5% -158 seem
Ar pressure : 5mTorr
25 min. : sputter
resultant thickness : 5000 - 7500A
Table 9: Sputter settings for Al-gate MOS-C run.
A 270A oxide was used to ensure a well-established control wafer that had high yielding
electrical characteristics. The oxidation recipe used was the following:
(a.) Load wafers at 700C under N2 (5.5 1pm)
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(b.) Ramp to 950C under N2 (5.5 1pm)
(c.) Switch ambient to dry 02 (5.5 1pm), for 25 min.
(d.) Ramp to 800C under N2. (5.5 1pm) and pull.
4.1.6 RUNAR-1:
This run studied the effects of using Argon as the inert ambient for the gate oxidation step.
Previously all work was performed using N2 ambient. Two p-type (Boron), [100] orientation,
-20 Q-cm wafers were used to fabricate MOS-C structures. The oxide recipe used in RUN B
and RUN D was modified to use the Argon ambient:
(a.) Load wafers at 700C under Ar (5.5 1pm)
(b.) Ramp to 900C under Ar (5.5 1pm)
(c.) Switch to dry 02 (5.5 1pm), for 10 min.
(d.) Ramp to 1000C, under Ar (5.5 1pm), and anneal for 60 min.
(e.) Ramp down to 900C under Ar. (5.5 1pm)
(f) Switch ambient to 02 (5.5 1pm), for 14 min.
(g.) Ramp to 700C under Ar. (5.5 1pm)
4.2 Gate Oxide DOE:
The above studies yielded a range of processing conditions that should result in a reliable
thin gate oxide. However, the benefit of the mid-oxidation anneal and the optimum temperature
needed to be resolved. This study lent itself to a Design of Experiment (DOE) approach in
which variations in the factors of the 30 minute, 1000C mid-anneal and the soak temperature,
could be studied to determine whether the anneal, fixed charge, and minority carrier lifetime at
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the Si surface actually makes a difference. The final goal of this experiment was to create an
oxide recipe yielding the best electrical characteristics.
In order to do this, a "two way
ANOVA"
was performed on collected electrical
parameters from various thin oxide films. The films varied in the recipes that were used. The
recipe contained factors consisting of the temperature and the presence of a 30-minute
mid-
anneal. The resultant responses originated from electrical parameters that were measured from
the Surface Charge Analyzer (SCA). Three responses were studied: the oxide charge (Qox), the
minority carrier lifetime (ts), and the substrate doping (NSc)- The responses were not just taken
as "after effects"; relative differences were taken since there was inherent noise between the
wafers. Wafer origin was unknown and each may have produced differently. Therefore, the
lifetime substrate doping data was measured before and after processing. The oxide charge
density was measured against an ideal standard of lell/cm . A second source of noise was the
within wafer variation of the data. To reduce this source of noise, the points on each wafer were
averaged. Noise was further reduced by the introduction of replicates (additional wafers/run),
which provided an initial source during regression analysis.
Using a two way ANOVA with replication required 4 oxidation runs, with two wafers in
each run. A total of eight data points were available for the ANOVA. After the data was
analyzed, the regression table showed distinct results for each response. From the three
responses, theories and conclusions could be formulated on what was occurring in the process.
4.2.1 Processing Information:
Processing began with 8 p-type Boron doped wafers, with a resistivity of 15-25 ohm/cm.
Wafers were scribed and particle counts were taken along every step of the processing. The
88
RCA clean was used prior to oxidation to remove any particulate and native oxide. The RCA
clean was performed as outlined in Appendix A. A final HF dip and rinse to remove any native
oxide created by the peroxide baths followed the RCA clean. A dry oxidation was performed as
outlined in Appendix A. The neutral ambient that was used in the oxidation was Argon, which
was run at 5.51pm through the tube.
4.2.2 Experimental Setup:
The experiment consisted of two factors and three responses. The temperature factor is a
quantitative factor with two settings, 890C and 950C. The temperature settings originated
o D
from the existing 100A and 200A recipes, respectively. The second factor, the 30 minute,
1000C anneal is qualitative and will or will not be included in a particular run. With this
information, a
22
factorial was generated. Due to the small amount of factors, a two way
ANOVA design was used. There was no need for fractionalization with only four treatment
combinations. The design required four oxidation recipes, which are shown in Table 10. Run
order and time of the run depended on the availability of equipment. The recipes that contained
the anneal were done first and at night, since they required more time to complete. The run order
is exactly as it is shown in Table 10.
89
RUN1 RUN2 RUN3 RUN4
(950C w/ anneal) (890C w/ anneal) (950C no anneal) (890C no anneal)
-@700C N2 -@700C N2 -@700C N2 -@700C N2
-ramp
to 950C Ar -ramp to 890C Ar -ramp to 950C Ar -ramp to 890C Ar
-@940C 02 10 min. -@890CO2 10 min. -@940C 02 20 min. -@890CO220min.
-ramp to 1000C Ar -ramp to 1000C Ar
-anneal Ar 20 min. -anneal Ar 20 min.
-anneal Ar 30 min. -anneal Ar 30 min. -ramp to 700C Ar -ramp to 700C Ar
-ramp to 950C Ar -ramp to 890C Ar -pull -pull
-@950C 02 10 min. -@890CO2 10 min.
-anneal Ar 20 min. -anneal Ar 20 min.
-ramp to 700C Ar -ramp to 700C Ar
-pull -pull
Table 10: Run recipes for the designed experiment.
4.2.3 Noise Reduction:
Initially, the wafers had noise built into them since their origin was unknown. Wafers are
received from a broker who mixes wafers from various foundries. Doping, process steps, and
handling may have differed in all the wafers used for the experiment. Therefore relative
differences and comparisons will be used to minimize this noise. The Ts and Nsc values will be
averaged before and after the run oxidation. In order to get
"before"
results, an initial 200A
oxide was grown on the samples using a standard recipe. After the measurements, the oxide was
etched off, the samples were RCA cleaned, and the DOE oxide runs were performed.
Another consideration was inner noise in the form of within wafer variation. The SCA
measures electrical parameters across the wafer, 37 points to be exact. The edges of the wafer
might be drastically different due to thermal radial effects or influenced by contamination in
certain areas of the tube. To reduce this within wafer variation, the 37 points on each wafer were
averaged to a single point. The data can still show results in the form of general trends.
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The design initially had four data points: 4 different treatments with one sample in each
treatment. This was unacceptable since there was no source of initial error. There was no
degrees of freedom (df) for the mean square error (MSE), since,
df = (# of subgroups) X (# of samples in each subgroup
- 1 ) = 0 (13)
In some cases, higher order terms can be immediately placed as initial error, but in this simple
factorial, there are only a couple of single effects and an interaction. Another possibility is
replication, where test cases (tc's) are repeated to get multiple sample points. In this experiment,
the replication took the form of two additional wafers that were processed in each oxidation run,
for a total of 8 data points.
With all of this information established, the flowchart in Figure 60 establishes the
processing steps for each run:
Used to get background information in
order to get relative differences in the
responses. Uses an oxidation recipe
similar to RUN1 in Table 1.
Takes 37 points for each electrical
parameter measured. These 37 points
are then averaged to reduce within
wafer variation.
Used a 10:1 HF dilution to etch the
sacrificial oxide off. A standard RCA
clean and a final HF dip to remove any
native oxide followed this.
A TCA cleaned was performed for an
hour at 1050C followed by a cool down
to 700C under N2. Once at 700C, the
oxide run was started.
Ellipsometry was used to measure the
thin oxides.
Takes 37 points for each electrical
parameter measured. These 37 points













Figure 60: Flowchart of processing steps needed to complete a run.
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The results of this study resulted in an acceptable recipe to grow 100A Si02 films.
PHASE 2: Study of Preliminary Effects of Implant Nitridation and Development of
Electrical Characterization Tools
4.3 N-implanted RUN:
The purpose of this run was to determine the preliminary effects of varying doses of
nitrogen in Si02 gate dielectrics. Nitrogen was introduced by implanting into the substrate,
followed by an oxide growth. Wafers were prepared by growing a masking oxide. The masking
oxide acts a buffer to implant damage and allows for positioning of the implant peak near the
interface. The masking oxide was grown according to the implant energy and implant species
used. The thickness was determined by using TRIM simulation software. In order to get the
nitrogen peak at the surface for a 40keV implant, -lOOOA of oxide was needed.
The steps performed to generate the masking oxide were similar to the process used in
Phase 1. The oxidation was performed in an automated BRUCE furnace used for dry oxidations.
The BRUCE furnace has a program for a dry 1000A oxide thickness. Once the masking oxides
were grown and measured, an outside vendor did the nitrogen implantation. MOS-C devices
were then fabricated from the films using steps 1 1-17 of the standard MOS-C recipe discussed in
the Phase 1 section.
4.3.1 Fowler-Nordheim (FN) Study:
This testing method was used to compare the leakage current in the various oxides to an
ideal FN tunneling I-V curve. The test setup consisted of connecting a HP4145 directly to the
MOS-C device and ramping the gate voltage to stress the oxide. The maximum gate did not
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exceed breakdown levels, which for most devices was -2.5V. The response was plotted as log I
vs. the applied gate voltage. The current range on the plot was from -lpA to -lOu., with a 50uA
compliance. The linear portion of the I-V plot was then compared to the slope and intercept
terms from a theoretical FN current density. Equation 14 shows the FN current density, J, as a
function of applied electric field 8.
J = Cc2exp(-o/c) (14)
J/c2
= C exp(-8o/8c) (15>




where b = InC and m =0 (18)
If the experimental data follows this linear function, then the current is mainly due to FN
tunneling, meaning little or no outside sources of charge/current. With this FN technique
established, various thickness and gate structures were tested and the results were compared.
Theoretical values for0 and C are given in section 2.4.3.
4.3.2 Charge-to-Breakdown (Orf) Study: This method of testing oxide integrity is widely
used in industry and provides an alternative to the ramped voltage stress. The setup consists of
an HP4145 directly connected to the MOS-C structure. The HP4145 supplies a constant current
to the MOS-C and a plot of the resulting voltage vs. time is recorded. The current/voltages are
negative for the p-substrate MOS-C to bias the capacitor in accumulation. A guide for selecting
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Figure 61: Charge-to-Breakdown vs. Injected Current Density. [2]
Using the graph and the area of the selected capacitor, a maximum current density is determined
which will not result in oxide breakdown from the induced voltage stress. Charge-to-breakdown
(Qbd) was calculated from the plot by multiplying the time of breakdown with the constant
current, Qbd = I*t. The point of breakdown is defined as the point at which the constant voltage
level drops to nearly zero bias.
4.3.3 Time-to-Breakdown (TDDB) Study:
Time-to-breakdown (TDDB) testing was also attempted using a HP4145. The HP4145 was
directly connected to the MOS-C structure and a constant voltage, which results in an
approximate field strength of 5MV/cm in accumulation, is used to stress the oxide. The time it




Weibull statistics and Normal/Log-Normal plots have been used to represent time-based
tests such as QBd and TDDB. Methods were developed to take test data and apply it in Normal,
Log-Normal, and Weibull
statistics.35
All plots required a special graphing scale that was






























HIGHEST N -1 ln[ 1/N + 1/(N-1) + Ln (HIGHEST)
l/(N-2) + l/(N-3) +
... + 1]
Table 11: Generation Table for Plotting Normal, Log-Normal, andWeibull plots.
The plots that can be generated from table 1 1 are listed below:
The Normal plot: The ranked experimental data (column 1) is plotted vs. the plotting position
(column 3). A sample plot is shown in Figure 62.
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Figure 62: Example of a Normal Distribution.
The Log-normal plot: The natural log of the ranked experimental data (column 5) is plotted vs.
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Figure 63: Example of a Log-Normal Distribution.
The Weibull plot: The natural log of the ranked experimental data (column 5) is plotted vs. the
Weibull scale (column 4). A sample of this plot is shown in Figure 58 of section 3.5.3.
If a plot is linear and vertical in slope, the data fits that type of distribution well. All of these
plotting methods are much more
accurate in displaying differences between sets of data.
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4.3.5 Capacitance-voltage (CV) analysis:
Capacitance-voltage (CV) analysis was used to witness any charge trapping that may occur in the
MOS-C devices. Flat-band voltage shifts towards negative polarity would indicate positive
charge trapping. Tests were performed using a CV plotter. A diagram of the plotter, along with





Cox The plot is all in
terms of voltage,
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o
n RATE START STOP X-MULT
Vut?g P\U
MOS-C
^Sensitivity Meter (pF) - the Y multiplier (Y-MULT.)
needed in order to calculate the capacitance.
Capacitance/Conductance Switch - toggles
between capacitance and conductance
measurements.
RATE - used to set the
sweep rate in mV/s.
START - used to set the
start voltage.
STOP - used to set the
stop voltage.
X-MULT. - X multiplier in
order to calculate proper
voltage.
Capacitance/Conductance Meter
Z button - Zeroing button, used to find zero point.
Useful in tracing CV axes.
E button - Enable for determining endpoints of the
plot.
I button - Invert signal, for testing both p and n type
devices.













for X and Y
respectively
C = (Y-MULT.)*(V in Y/10V) V = (V-MULT.)*(V in X)
Figure 64: Capacitance-Voltage PAR model 410 system.
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The first part of the analysis was to see how Cox and Cmin compared to theory for
changing area. Cox vs. area was plotted using the relationship, C0x=(e0x/tox)*area. Cmjn vs. area













































Figure 66: C^ vs. Gate Area for Theoretical and Experimental Data.
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Figures 65 and 66 show that experimental and theory did not match. The reason for the
deviation between theory and experiment is due to series resistance. The series resistance can
originate from five different sources:
(1) contact made by the probe wire to the gate
(2) the back contact to the silicon
(3) a dirt film or particulate matter between the back contact and the pedestal
(4) the resistance of the quasi-neutral bulk silicon between the back contact and the gate
(5) an extremely nonuniform doping distribution in the silicon underneath the gate
A correction factor can be derived from looking at the theoretical models, as shown in Figure 67,

















Figure 67: EquivalentMOS capacitor circuit models with series resistance (a) in
depletion (b) in accumulation (c) simplified accumulation model (d)
simplified model of (c) using values of Cox and Rs extracted from the
admittance measured in strong accumulation. [35]
In order to generate a correction factor, the series resistance, Rs, must be determined.
From Figure 67(d), the admittance is:














With Rs, the corrected capacitance and conductance at a specific frequency are calculated by:
q
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4.4 PHASE 3: Poly gate MOS-C Implementation:
With electrical testing methods established and a nitridation technique determined, the
last phase was the creation of working polysilicon (poly-gate) gate MOS capacitors. Poly-gate
capacitors are a better representation of real IC devices since most all gates are composed of
polysilicon, with the backend metal lines being composed of aluminum. Another feature of the
poly-gate fabrication is the inclusion of LOCOS isolation. The LOCOS process reduces the high
electric fields generated at the corners of the gate, which can prematurely breakdown a dielectric
film. To see the differences between LOCOS and flat gate capacitors, both devices were built on
the same substrate. The standard process flow was modified to reflect these changes. New
masks along with a new stepper job
had to be written for the lithography steps. The process
steps are summarized in Appendix B. Figure 68(a)-(j) summarize the process via cross-sections.
Figure 69 shows, in detail, the gate reticle for the stepper.
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Figure 68(a). - (j).: LOCOS/Polv-Gate MOS Capacitor Process Flow Diagram: The diagrams
below show the cross sectional view of LOCOS poly-gate MOS capacitors
being fabricated on a wafer. Thickness and dimensions are not drawn to
scale; they are distorted to allow for basic understanding. Only the front
side of the wafer is visible in the cross-section in order to show the




(a). A p-substrate receives an RCA preclean prior to pad oxidation. Using a p-substrate reduces the
amount of processing needed for creating an ohmic back contact. The 500A pad oxide is created
by ramping from 900C, under N2, to 1 100C, for an 8-min. dry oxidation cycle. The recipe is then
annealed in N2 at 1000C. The 1500A silicon nitride film, used for oxidation masking, is deposited
at 81 0C for 20 min.





(b). PHOTO LVL-1 - Lithography step required to pattern the silicon nitride oxidation mask. Silicon
Nitride is etched in SF6 plasma, using the following settings: 30 mTorr, 30 seem, 60 sec. The pad





(c). A ~10kA Field Oxide (FOX) is grown for device isolation. The FOX recipe consists of
ramping to 1100C, for a wet oxidation soak
for 210 min., followed by post-ox anneal at
1000C, under N2. After the oxidation, the nitride mask is etched off in an SF6 plasma using




(d). The pad oxide is etched off via a BOE wet etch.
(e). A sacrificial 1000A, known as a Kooi oxide, is grown to clean the surface prior to gate
oxidation. This wet oxidation is grown at 900C for 45 minutes. After the growth the oxide




(f). Poly-Silicon Deposition via LPCVD creates the gate. The deposition settings are: 0.6um 610C,
60 min. The poly-Si is then doped with a spin-on n-type dopant followed by a bake at 1000C for
20 min., under N2.
V
(g). PHOTO LVL-2 - This mask level creates the gate electrode structures as seen in the reticle to the
right.
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(h). Aluminum is evaporated for an electrical contact.
(i). PHOTO LVL-3 - The aluminum contacts are patterned using the reticle shown to the right.
(j). Sintering completes the fabrication. The sintering, an 425C anneal in forming gas (H2/N2),
reduces charge at the interface reduces resistance at the metal contacts.
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AREAS for LOCOS MOS-C Reticle
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Figure 69: Reticle showing gate areas for fabricated MOS-C.
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4.4.1 Initial Run - RUN LPA-1 :
This was the preliminary run that determined the feasibility of the new device processing
and mask making. The gate oxide was - 200A, thick enough to ensure a stable dielectric film.
Two p-type (Boron), [100] orientation, ~20Q-cm wafers were used to fabricate MOS-C
structures. The gate oxide recipe for this run is listed below:
(a.) Load wafers, flats up, at 700C Ar (5.5 1pm)
(b.) Push boat in to the center of the tube at 12"/min.
(c.) Ramp to 950C under Ar (5.5 1pm), record temperatures and settings used to obtain the
temperatures.
(d.) Switch to dry 02 (5.5 1pm), for 25 min.
(e.) Ramp to 700C under Ar. (5.5 1pm)
(f.) Pull out wafers.
(g.) Turn off tanks.
4.4.2 Nitrided / Self-Aligned Poly Run:
The nitrided wafers generated from Phase 2 were utilized in this poly-gate process. A
range of doses were used in order to determine the best dose for improved dielectric integrity.
The effect of the extra thermal oxidations used in the poly-gate fabrication were also monitored.
In addition to these wafers, a self-aligned process lot split was generated. The self-aligned
process eliminates the level-2 poly mask step, by using the patterned aluminum gate as the poly-
mask. This method reduces the amount of processing steps, but has never been performed.
Results from this work will determine whether it is feasible. The gate oxide for all devices, both
nitrided and self-aligned, was
- 100A. Multiple recipes and runs had to be performed to get this
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thickness on all wafers, due to the nitrided samples that had slower oxidation rates. A process
flow diagram of the self-aligned process is shown in Figure 70(a)-(i)
Figure 70(a). - (i).: Self-Aligned (SA) Poly-Gate MOS Capacitor Process Flow Diagram: The
diagrams below show the cross sectional view of self-aligned poly-gate
MOS capacitors being fabricated on a wafer. Thickness and dimensions
are not drawn to scale; they are distorted to allow for basic understanding.
Only the front side of the wafer is visible in the cross-section in order to
show the self-aligned technique in detail. This front-end of this process is




(a). A p-substrate receives an RCA preclean prior to pad oxidation. Using a p-substrate reduces the
amount of processing needed for creating an ohmic back contact. The 500A pad oxide is created
by ramping from 900C, under N2, to 1 100C, for an 8-min. dry oxidation cycle. The recipe is then
annealed in N2 at 1000C. The 1500A silicon nitride film, used for oxidation masking, is deposited
at810Cfor20min.




(b). PHOTO LVL-1 - Lithography step required to pattern the silicon nitride oxidation mask. Silicon
Nitride is etched in SF6 plasma, using the following settings: 30 mTorr, 30 seem, 60 sec. The pad
oxide remains after the etch. The mask reticle used for patterning is shown to the right.
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(c). A ~10kA Field Oxide (FOX) is grown for device isolation. The FOX recipe consists of
ramping to 1100 C, for a wet oxidation soak for 210 min., followed by post-ox anneal at
1000C, under N2. After the oxidation, the nitride mask is etched off in an SF6 plasma using




(d). The pad oxide is etched off via a BOE wet etch.
(e). A sacrificial 1000A, known as a Kooi oxide, is grown to clean the surface prior to gate
oxidation. This wet oxidation is grown at 900C for 45 minutes. After the growth the oxide




(f). Poly-Silicon Deposition via LPCVD creates the gate. The deposition settings are: 0.6pm 610C,
60 min. The poly-Si is then doped with a spin-on n-type dopant followed by a bake at 1 000C for















(g). Aluminum is evaporated for an electrical contact.
in phosphoric acid.n). PHOTO LVL-2 - The aluminum is selectively etched
acts like a masking layer for the polysilicon, which is then etched in a plasma.
reticle used for patterning is shown to the right.
The aluminum
The
(i). Sintering completes the fabrication. The sintering, an 425C anneal in forming gas




5.1 Thin Oxide Characterization:
For most of the oxidation runs, the loading and conditions were kept as identical as
possible to minimize sources of error. Many of the preliminary runs were exercises in getting an
appropriate thickness. On RUN C of Phase 1, dielectric breakdown tests were conducted to
quantify the oxide quality. Two films, from RUN C, are shown in the cumulative plot in Figure
71. The 1 13A oxide film was processed at the source end of the furnace and the 1 15A oxide film
was at the load end. The load end wafer exhibited more shorts (20% compared to - 0% for
source) and a much more gradual slope, indicating more infant failures. This may be due to
room air contamination at the load end. The average breakdown for both films was ~5.7MV/cm,
which is indicative of an electrically poor dielectric.
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Figure 71: Cumulative Dielectric Breakdown plot of an early oxidation run. The 113A
oxide film was processed at the source end of the furnace and the 115A oxide
film was at the load end.
The effects of plasma processes were also examined on the aluminum gate MOS-C flow.
Sputtered gate metal and evaporated gate metal processing splits were performed and the
resulting capacitors were electrically tested for dielectric breakdown. All MOS-C capacitors
were generated from a single oxidation run which produced a ~ 270A film. The results, in the
form of a cumulative probability plot are shown in Figure 72. The sputtered gate metal split had
high percentages of shorts, indicating that the plasma process did have an effect. Due to the
highly conductive aluminum gate metal, the oxide may have prematurely broke down from
plasma damage. Both sputtered samples had an average breakdown of ~ 1.5MV/cm. The
evaporated samples had tighter distributions as indicated by the steeper slopes. Both evaporated
samples did have tails, most likely due to particle contamination. Boat position was also a
factor, with the load end having a smaller dielectric strength (2.5MV/cm) than the source end
(8.5MV/cm). This dependence on boat order further supports the differing slopes in RUN C.
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This study showed that sputtered deposition of the gate lowers dielectric integrity. This is
probably the result of plasma-induced processing.
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Figure 72: Cumulative dielectric breakdown plot showing the effects of plasma processing on the
aluminum gate MOS-C recipe. Sputtered gate metal and evaporated gate metal
processing splits were performed and electrically tested for dielectric breakdown.
The next process modification was altering the inert processing ambient used during the




Ramped voltage tests were performed on aluminum gate MOS-C capacitors fabricated on -150A
Si02 films, processed using argon. Results are displayed in Figure 73. The argon-processed
wafers showed less dependence on wafer position in the boat. Both samples showed the same
slope, and were almost identical in magnitude. Wafer KCAG-1, near the middle-load end of the
boat, was slightly lower (~6.8MV/cm) than the middle-source end wafer KCAG-2
(~8.12MV/cm). Shorts were under 10%, indicating low particle contamination. The reduced
dependence on boat order was attributed to the new argon ambient.
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Figure 73: Cumulative dielectric breakdown plot for oxidation processed with Argon ambient
5.2 DOE for Optimizing Thin Oxide Recipe:
The tables below represent the three factors studied for the DOE: fixed charge (Qox),
lifetime (xs), and substrate doping (Nsc)- To account for and reduce noise in the experiment,
each table entry is the difference between pre and post oxidation
readings. Pre-readings were
created from initial, standard oxidations that were stripped back for the DOE runs. The
differences were taken from averages generated from 37 readings. Table 12 shows negative Q0x
data, indicating that post Qox was larger than the pre-readings based on a pre-post difference.
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Table 13 shows mixed lifetime trends, some wafers increase in lifetime while other decrease. In
general, lifetime is expected to decrease since the surface is oxidized, stripped back, and
reoxidized again. Table 14 represents substrate doping, where most of the differences (~lxl012)





(RUN4-W7) : -2.25E+10 (RUN3-W5):-2.36E+10
(RUN4-W8) : -2.44E+10 (RUN3-W6):-2.09E+10
Anneal
(RUN2-W3) : -2.10E+10 (RUN1-W1):-2.86E+10
(RUN2-W4) : -2.02E+10 (RUN1-W2) : -2.60E+10





(RUN4-W8) : 3.66E+01 (RUN3-W6):6.14E+00
Anneal
(RUN2-W3):-1.98E+01 (RUN1-W1): 1.61E+01
(RUN2-W4) : 7.78E+01 (RUN1-W2):-1.46E+00







(RUN2-W4):2.66E+13 (RUN1-W2) : 4.70E+12
Table 14: Nsc (substrate doping) response data
After the DOE oxide runs were completed, MOS capacitors were also fabricated to study the
dielectric breakdown characteristics. Initially, this data had been incorporated as a factor, but
later during the statistical analysis, confounding was discovered with the two responses. The
breakdown was dependent on oxide thickness, which in turn, was dependent upon anneal time
and temperature; making it impossible to statistically model.
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5.2.1 Analysis:
The response data in Tables 12-14 was analyzed using the ANOVA program in RS-1.
ANOVA uses signal to noise ratios to determine the significance of factors upon responses. This
analysis constitutes a predicted model equation, which can estimate a response based on entered
factor settings. The terms of significance, along with any prediction plots, are shown below in
Tables 15-20 with the corresponding responses. Where applicable, model equations will be
composed from the tables.
Qox - oxide charges:
Least Squares Components ANOVA, Response Q Model DESIGN
Source df Sum Sq . Mean Sq . F-Ratio Signif.
1 Constant 1 2.07Qe+21
2 ~T 1 6. BB4e+21 6.664e+21 5.66 0.0761
3 A 1 3.634e+21 3.634e+21 3.08 0.1539
4 ~T*A 1 8.426e+20 8.426e+20 0.72 0.4454
5 Residual 4 4.713e+21 1.178e*2i
indicates factors R-sq. = 0.7027
are transformed. R-sq-adj . = 0.4798
Model obeys hierarchy. The sum of squares for each term
is computed assuming higher order terms are first removed.
Table 15: Qox ANOVA components
By looking at the R-sq. term, 70.27% of the variation is explained by the factors and interaction
term, since R-sq. = l-(SSREs/SST). The SST term represents the "sum-of-squares
total"
which is
the total variance in the system being measured. The SSres is the portion of the variation that is
unaccounted for by the factors. The R-sq.-adj. is also a measure of how well the factors explain
the variation, but it considers the degrees of freedom of the signal and noise. The R-sq.-adj.
= 1-
((SSREs/df)/(SST/df)) and is 0.4798 in this case. It is a
"weighted"
percentage, based on the





parameter in RSI is the probability in getting a value that is far away from
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the mean but is not significantly different. For example, a p-value of 0.0267 means there would
be 97.33% confidence in stating that the term (ie. factor, interaction) does effect the total
variation. The only term that meets this criteria is the temperature term (T) at 7.6%, although
anneal was close at -15%. Refinement of the model was tried , but the R-sq. and R-sq.-adj.
terms decreased. There is no reason to refine this model since there are a minimal number of
terms to start. Table 16 displays the coefficients of the terms of the model equation. The
"T"
term represents the temperature factor and the
"A"
term represents whether the 30 minute mid-
anneal was included.
Least Squares Coefficients, Response Q, Model DESIGN







8 R-sq. = 0.7027 RMS Error = 3.432e+10
4 R-sq-adj . = 0.4798 Cond . No. = 1
Table 16: Qox coefficients
The resulting model equation, written in design units, is based on this table and is shown below:
Qox = -1.60875e+10 + (2.88625e+10)*((T-920C)/30) + (2.13125e+10)*(A) + (24)









Nci . cases ~
Resid. df =
0 . 4454
0.85 0 . 4454
-0.85 0 . 4454
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A prediction plot was generated based upon this model equation:
Predictions and 952; simultaneous confidence intervals
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Figure 74: Prediction plot for Q0x for changing temperature and anneal
Figure 74 shows that for increasing temperature, the average difference in Qox follows a positive
slope. This indicates that the
"before"
charge is greater than the
"after"
charge. This means that
the
"after"
charge is becoming smaller as higher temperatures are reached. The 1000C anneal
also affects the slope. With the anneal, the slope becomes steeper, meaning a greater reduction
in charge. This all is explainable from established processing knowledge. Deal's triangle in
figure 9 explains this reduction in fixed charge. The hypotenuse of the triangle represents the






Least Squares Components ANOVA, Response TS Model DESIGN
Source df Sum Sq. Mean Sq . F-Ratio Signif.
1 Constant 1 4733.645
2 "T 1 698.258 698.258 0.51 0 . 5 1 43
3 A 1 303.072 303.072 0.22 0.6623
4 ~T*A 1 17.701 17.701 0.01 0 . 9 1 49
5 Residual 4 5469.313 1367.328
indicates factors R-sq. = 0.1571
are transformed. R-sq-adj . = -0.4752
Model obeys hierarchy. The sum of squares for each term
is computed assuming higher order terms are first removed.
Table 17: xs ANOVA components
The model equation doesn't accurately model the data variation as indicated by the low R-sq. and
negative R-sq.-adj. The factors and interaction explain 15.7% of the variation, with the rest
being attributed to noise. With a significance criterion of 10%, none of terms are significant.
This lack of fit is not surprising since it is known that lifetime is mainly effected by heavy metal
contamination which wasn't present in this controlled experiment. Heavy metals create deep
level traps that reduce the lifetime. The table of coefficients is shown below in Table 18.
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Least Squares Coefficients, Response TS, Model DESIGN
Term Coeff . Std. Error T-value Sign if.
1 1 24.325000 13.073485
2 ~T -9.342500 13.073485
3 A<1df>
4 VES -6.155000 13.073485
5 NO 6.155000 13.073485
6 ~T*A<1df> 0 . 9 1 49
7 VES -1 .487500 13.073485 -0.11 0 . 9 1 49
8 NO 1 .487500 13.073485 0.11 0 . 9 1 49
No. cases = 8 R-sq. = 0.1571 RMS Error = 36.98
Resid. df = 4 R-sq-adj . = -0.4752 Cond . No . = 1
Table 18: zs coefficients
The model equation that was generated from this table is shown below:
xs = 24.325
-
(9.3425)*((T-920C)/30) - (6.155)*(A) - (25)
(1
.4875)*((T-920C)/30)*(A), with A = +1 for yes and -1 for no...
l
Ngc - substrate doping:
Least Squares Components ANOMA., Response N Model DESIGN
Source df Sum Sq . Mean Sq . F-Ratio Signif.
1 Constant 1 9.297e+26
2 ~T 1 3.721e+26 3.721e+26 3.35 0.1411
3 A 1 6.116e+25 6.116e+25 0.55 0.4991
4 ~T*A 1 2.271e+25 2.271e+25 0.20 0.6745
5 Residual 4 4 440e+26 1.110e+26
~
indicates factors R-sq. = 0.5067
are transformed. R-sq-adj. = 0.1366
Model obeys hierarchy. The sum of squares for each term
is computed assuming higher order terms are first removed.
Table 19: Nsc ANOVA components
Looking at Table 18, the NSc factors contribute to 50.6% of the variation in the data. The most
significant term is temperature (T), with a significance of 0. 141 1 .
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Least Squares Coefficients, Response N, Model DESIGN
Term Coeff. Std. Error T-value Signif.
1 1 1 .078e+13 3.724891e+12
2 ~T -6.82e+12 3.724891e+12
3 A<1df>
4 VES 2.765e+12 3.724891e+12
5 NO -2.765e+12 3.724891e+12
6 ~T*A<1df> 0 .6745
7 VES -1 .685e + 12 3.724891e+12 -0.45 0 6745
8 NO 1 .685e+12 3.724891e+12 0.45 0 6745
No. cases = 8 R-sq. = 0.5067 RMS Error = 1.054e+13
Resid. df = 4 R-sq-adj. = 0.1366 Cond . No. = 1
Table 20: Nsc coefficients
From Table 20, the model equation is the following:
Nsc = 1.078e+13 - (6.82e+12)*((T-920C)/30) + (2.765e+12)*(A) + (26)
(1.685e+12)*((T-920C)/30)*(A), with A = +1 for yes and -1 for no...
With temperature being a "close to
significant"
factor, a prediction plot was generated in figure
75.
Predictions and 95% simultaneous confidence intervals
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Figure 75: Prediction plot for Nsc for changing temperature and anneal
From the plot, as temperature increases, the difference in doping approaches zero. The greatest
difference in doping is seen at the low 890C temperature with a 1000C anneal temperature as
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shown in the encircled region. At high temperatures the Boron dopant is known to segregate
from the silicon and enter the oxide. This drastic difference in temperature, from 890C to
1000C, may have reduced the surface concentration of dopant. Segregation theory fails to
explain the 950C temperature, however. One reason for this may be due to one outlier for the
950C temperature, which can be seen in table 13. The data point is RUN3-W6, which has a
negative value of 9.54E+12. This means that the doping after oxidation was greater than before
the run. How can this be? Perhaps autodoping from other wafers or doping from the inside of
the tube can explain this. Another possibility is an error from the SCA, but if this was the case,
why do the other wafers have positive differences? Data was re-evaluated to make sure this data
was not miscalculated in the noise reduction. Further work needs to be done to determine the
cause of these observations.
From the three responses, theories and conclusions could be formulated on what was
occurring in the process. The oxide charge, Qox, was dependent on the temperature and was
reduced at higher temperature. The lifetime didn't show any dependence on the
temperature-
related factors. It is known that lifetime is strongly dependent upon the amount of heavy metal
contamination. Since using such a destructive factor as metal contamination is not desirable, it
was not used. The last response, substrate doping, NSc, is dependent upon temperature as well,
but due to one outlying data point, the prediction curve was questionable at the 950C
temperature. From process knowledge, Boron dopant leaves the silicon at high temperatures.
This was apparent at the low temperature, 890C, with and without the 1000C anneal. The
950C temperature actually showed an increase in doping, which may be due to contamination or
autodoping, or simply experimental miscalculation.
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Dielectric breakdown testing was also conducted for the different lot splits, to determine
whether the chosen factors make a difference. The results, shown in Figure 76, show a
dependence on the oxide thickness. Thicker films (192 - 206A) tended to show a higher
breakdown value. At -187A, a reduction in breakdown starts to be seen. Samples at -122A
showed similar slope (distribution) to thicker films, but had reduced breakdown. Samples at
-80A, show a reduced slope, indicating a larger number of shorts.
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Figure 76: Cumulative dielectric breakdown for the multiple runs in the DOE.
5.2.2 DOE Conclusion:
The final objective of the DOE was to optimize the oxide recipe based on the factors
chosen. The high temperature (950C) recipe with the anneal is the best choice to ensure low
oxide charge. However, due to calibration issues with the furnace, the anneal was dropped from
gate oxide recipes used for future work.
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5.3 FN-tunneling:
An FN-tunneling study was conducted on different types of oxide films. The various
film characteristics included argon processing and nitrogen implantation. The study showed a
difference between processing with nitrogen vs. argon ambients for thin oxides. Figures 77 and
78 show the FN tunneling I-V plot for equivalent -80A oxide films.
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Figure 77: FN plot of an -80A oxide film where N was used as the inert ambient.
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Figure 78: FN plot of an -80A oxide film where Ar was used as the inert ambient
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The nitrogen samples tested showed initial leakage currents of -lOpA at OV bias and
lOOnA currents around -2-3V, followed by breakdown. These currents are attributed to charge
trapping. The initial electron trapping eventually dissipates due to the increased electric field,
which overcomes the trapping. However, electron trapping reoccurs as the voltage is increased
due to the presence of bulk oxide defects, such as silanol (H) sites. The argon ambient sample,
of equivalent thickness showed current levels 3 orders ofmagnitude lower and didn't breakdown
until -4.5V. This is indicative of a higher quality oxide.
Test data was also compared to theory via slopes and intercepts as discussed in section
4.3.1. From theory, the intercept is expected to be 1.25uA/V and the slope is 240MV/cm. A
chart in Appendix C shows the intercepts and slopes from various oxides films, sorted from least
ideal to most ideal. The
R2
term indicates the linearity of the experimental data. From the chart,
nitrided samples proved to be more ideal than non-nitrided samples of equivalent or greater
o
thickness. The thinnest nitrided oxide which had the most ideal characteristics was 122A, which
was equivalent to a -200 non-nitrided, N-ambient oxidation.
The sorting also shows that the thicker gates tend to have better F-N characteristics. The
reason for this may be due to the trapping of moisture as it diffuses during oxidation. Moisture
will decompose and react with dangling bonds as it penetrates the oxide; this is why moisture
diffuses slower than diatomic oxygen. This absorption of moisture creates a limited diffusion
depth, which results in thicker oxides having a high quality oxide underneath a moisture-
damaged
film.6
This can be visually seen by looking at the I-V characteristics for increasing
thickness, as shown in Figures 79, 80, 81, and 82.
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Figure 79: FN plot of an -80A oxide film where N was used as the inert ambient
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Figure 81: FN plot of an -192A oxide film where N was used as the inert ambient
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Figure 82: FN plot of an -214A oxide film where N was used as the inert ambient
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5.4 Charge-to-Breakdown:
The charge-to-breakdown (Qbd) study had limited results due to the duration of each test.
Four tests or runs were conducted in attempts to reduce the amount of time needed for
breakdown by increasing the constant current level. The devices tested had an oxide thickness of
160A, and an aluminum gate area of 400Ku.m2. A 5000 second sweep at a constant current was
conducted for all tests. A summary of the each of the four runs, along with the final Qbd results
are documented below.
RUN 1 - This run took 10 sweeps to break, with the initial current level at -20nA and the final
current level stress at 150nA. The MOS-C was biased into accumulation, where current was
forced from the substrate to the gate. The summary of sweeps is shown in Table 21.
Number
of sweep

























Table 21: Charge-to-Breakdown (QbD) RUN 1 Results
RUN 2 On this run, the capacitor popped instantly at the start of stress when the initial current
level was set at 50nA. This indicates that the voltage breakdown limit was exceeded, even
though the current density was 12.5pA/cm .
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RUN 3 This run took 8 sweeps to break, with the initial current level at 60nA and the final
current level stress at 1200nA. The summary of sweeps is shown in Table 22.
Number
of sweep





















Table 22: Charge-to-Breakdown (QBD) RUN 3 Results
RUN 4 - This run took 3 sweeps to break, with the initial current level at 20nA and the final
current level stress at 60nA. The summary of sweeps is shown in Table 23.
Number
of sweep











Table 23: Charge-to-Breakdown (Qbd) RUN 4 Results
There was no set condition that seemed to yield the best method. Each run used different
stresses and required a varying number of sweeps. From the runs, it was noticed that a gradual
increase in the current extended the time to breakdown. This may be due to leaky oxide that is
created from stress tracks that let current tunnel easier, reducing charge build-up. Wolters and
Verwey developed this concept of stress
tracks.37
High quality oxides have Qbd values of
~10C/cm2, indicating that RUN 3 had the best results.
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5.5 Time-Dependent-Dielectric-Breakdown (TDDB):
This test also had limited results due to lack of repeatable conditions. The largest
obstacle, which impeded results, was the stress voltage usually exceeded the catastrophic
breakdown voltage, causing immediate breakdown. A conditioning effect similar to the Qbd
case was observed. The oxide lasted longer if a gradual stress was incremented rather abruptly
starting at a high stress. The highest field stress applied was 6.88MV/cm, which was generated
by biasing the capacitor into accumulation with 11V. The only successful TDDB run is
documented in Table 24.
Number of
sweep







Total time = 1.5 hrs.
Table 24: Time Dependent Dielectric Breakdown (TDDB) Results
5.6 N-implanted aluminum gate MOS-C:
Substrates were implanted with nitrogen at varying doses to study to feasibility of
improving the dielectric's electrical performance. The nitrogen incorporated into the substrate is
known to reduce the oxidation rate. The amount of reduction is dependent on the dose
implanted. An oxidation kinetics chart was generated from oxidizing different doses during one













Oxidation Kinetics for N-lmplanted Samples
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Figure 83: Oxidation Kinetics for N-implanted Samples based on data collected at RTT
The electrical breakdown of the different doses was determined from fabricated from aluminum
gateMOS-C is shown in Figure 84.
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Figure 84: Cumulative Dielectric Breakdown from the Initial Nitrogen-Implanted run. The different
thickness are an artifact of the different N-doses on each wafer.
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The results show the breakdown for all thickness to be roughly the same at ~9.5MV/cm. The
only case where the breakdown was less was that the 76A thickness, which contained a dose of
lel5/cm . The slope for the 76A sample was similar to the other films, but this sample had a
noticeable amount of shorts. This may be due to the thickness of the oxide and/or implant
damage. The comparisons made in this plot are confounded however with oxide thickness.
These results show improvement over the non-implanted work, which exhibited dielectric
strength < 9.5MV/cm when thickness was reduced below 200A. Comparisons were later made
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Figure 85: Cumulative Dielectric Breakdown Comparison between N-implanted and Non-implanted samples
at -80A.
Figure 85 shows dielectric strength data for various oxides all ~80A thick. This
comparison showed the implanted sample (dose
- lel5/cm ) to be slightly better with 50% fewer
shorts. However, all films did show the same slope, indicating the same distribution spread. The
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Figure 86: Cumulative Dielectric Breakdown Comparison between N-implanted and Non-implanted samples
at - 120A.
Increasing the thickness to -120A showed a greater difference between implanted and
non-implanted films. Implanted samples (dose - 5el4/cm2) had a mean breakdown voltage of
~9.5MV/cm as compared to ~4MV/cm for non-implanted. Slopes were again similar among all
samples, indicating a pure distribution shift. These slopes were much steeper than the
- 80A
samples, indicating a tighter distribution. This data is shown in Figure 86.
Data for thicker oxide films, shown in figure 87, was similar to the -120A film results,
but differences were not as great. Implant dose ranged from
5el3/cm2
to 2el4/cm2. These films
had a mean max of ~9.7MV/cm. Slope were similar indicating identical distributions for all

































Figure 87: Cumulative Dielectric Breakdown Comparison between N-implanted and Non-implanted samples
at - 150 - 190A range.
Analyzing dielectric strength vs. oxide thickness, as shown in Figure 88, can best
summarize the effects of the nitrogen implantation on breakdown. The results show a much
steeper slope and larger breakdown for the nitrided data, indicating that dielectric strength for
implanted samples is superior to non-nitrided samples of equivalent thickness. The data also
suggests that there is a threshold at which implant incorporation does not enhance the oxide
integrity, as indicated by the convergence of the two trendlines.
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Figure 88: Dielectric Breakdown vs. Oxide Thickness for N-implanted and non-implanted samples.
5.7 Weibull Analysis ofN-implanted Samples:
Weibull and log-normal statistics were applied to same initial nitrogen run to demonstrate
the feasibility and provide further information about the data. The three plots in Figures 89, 90,
and 91 show the breakdown results for all implanted doses, in Weibull, log-normal, and normal
formats. The Weibull plot in Figure 89 shows better distinction in slope, showing that the
lightest and heaviest doses have the largest spread, while doses in between are pretty tight. Not
much more information was obtained however, since the horizontal scale is a function of a
natural log. This is because ramped dielectric stress does not apply well to Weibull statistics.
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Weibull statistics are better suited for time data. Charge-to breakdown (Qbd) and
time-to-
breakdown (TDDB) data would provide a better fit. The plot in Figure 90, the log-normal,
shows similar information to theWeibull, with an adjusted vertical scale. The plot in Figure 91,
the normal plot, was very similar to the cumulative distribution plots generated, providing a
non-
logarithmic x-scale.
Dielectric Breakdown Normal Plot for all N-im planted thicknesses
no.






Figure 89: Weibull Plot of CumulativeDielectric Breakdown of all N-implanted samples from the initial run.




































D ln(E - 76A)
Figure 91: Normal Plot of Cumulative Dielectric Breakdown of all N-implanted samples from the initial run.
In general, all three formats do not provide any additional insight to the ramped stress
data that has been collected for this project. The Weibull and Log-Normal formats are primarily
used for time data and the normal plotting method gives essentially the same information as the
cumulative distribution methodology. This work was an attempt to see if anything could be
obtained from the data by looking at it in a different way. Additional Weibull, log-normal, and
normal plots for data are cataloged in the Appendix D.
5.8 C-V Analysis:
C-V plots were generated for non-nitrided samples with different processing methods.
Comparisons were made knowing that flat-band voltage shifts indicate charge trapping (left shift
- positive trapping). Gate metal comparisons were made for poly-Si and aluminum gates. Using
argon as an inert processing ambient, aluminum gates showed slightly less flat-band voltage shift
than poly gates. The inert
ambients were also compared; argon and nitrogen were used. Argon
showed less of a shift since there is less trapping than nitrogen, which was a lower grade purity.
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5.9 Poly-Si Gate Dielectric:
The first run proved the feasibility of implementing this process at RTF. The cumulative
plot in Figure 92 shows the results of different devices tested from the run. Devices consisted of
flat field and recessed LOCOS capacitors. The recessed LOCOS capacitors have a curved gate,
removing any high field edge effects. Different size and shape gate areas (in pm2) were also
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Figure 92: Cumulative Dielectric Breakdown for poly-Si gate MOS-C devices. The test samples had both
LOCOS and flat field devices, which are displayed for comparison. The dielectric was a 200A
oxide processed in anAr ambient and with no N-nitrogen implant.
Figure 92 shows the best electrical characteristics were displayed in the poly-Si LOCOS
circular gate capacitors at 200Kpm2. This is due to the lack of high field points, or edges, and
the small area of the gate electrode. The small area decreases the probability of testing a location
with particle defects. Particles in the dielectric can weaken and even prematurely breakdown the
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dielectric. The next best device tested was the LOCOS square gate capacitors at 200Kpm . In
general, flat field devices and larger areas had a higher percentage of shorts as well as a lower
overall breakdown. The aluminum gate control data was equivalent to a LOCOS poly-Si gate
of the same shape and area. This is because the RTF 200A Al-gate process is high-quality.
With the first run yielding successful results, the poly-Si LOCOS processing was applied
to nitrided samples and thinner oxides. All doses were selectively oxidized to yield comparable
thickness. Non-implanted samples were also processed for comparison. Figure 93 shows some
of these results.
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Figure 93: Cumulative Dielectric Breakdown for poly-Si gateMOS-C devices. The test samples had both N-
implanted LOCOS and flat field devices, which are displayed for comparison. The dielectric
was approximately a
~ 110A oxide processed in an Ar ambient.
Best electrical characteristics were evident in the LOCOS control sample, which had
fewer processing steps; yielded ~100A oxides with >10MV/cm strength. The nitrided samples
proved to be no better than the controls due to the reoxidations required for LOCOS processing.
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The processing requires a field oxide, a Kooi oxide, and a gate oxide. One artifact of the
nitridation that was apparent was the implant-damage that results from heavy doses (lel5/cm ).
Even with the anneal, the damage is large enough to create a lowered dielectric strength. This
work demonstrates the leaching effect of oxidation on the nitrogen content in the substrate. In
order to get the electrical effects of the nitrogen, implanting must be done just prior to gate
oxidation. This can be accomplished by implanting through the Kooi oxide.
A self-aligned poly-Si gate MOS-C processing technique was also attempted as a part of
the second poly run. The benefit of this processing method is the reduction of a lithography step.




















































Figure 94: Cumulative Dielectric Breakdown for
"self-aligned"
poly-Si gate MOS-C devices. The dielectric
was approximately a
- 100A oxide processed in an Ar ambient
The control samples, which had no nitrogen implant, showed the best electrical results.
The reason for this may be due to processing
issues since the control samples were processed
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near the source end of the tube. From early oxidations, it was seen that devices processed at the
source-end had better electrical quality than load-end processings. Disregarding the control
samples, the best nitride dose range is 2el4 - 5el4 /cm2. The heavy dose (lel5 /cm2) has low
dielectric strength due to implant damage. The lightest dose (lel4 /cm2) is representative of a
non-nitrided control sample from previous work. The lightest dose had lower dielectric




Characterizations of thin gate oxides were developed at RJT. Work consisted of growing
thin high quality oxides, processing test devices, and establishing methods to test them.
Processing issues were established for the horizontal Thermco furnace used in the processing of
the gate dielectric. Wafers processed at the source end of the furnace showed higher quality than
those processed at the load end. Sputtered gate metal caused plasma damage, creating more
shorts and lower breakdown in devices. Argon proved to be a better processing ambient than
nitrogen due to the amount of charge trapping created by the nitrogen source. DOE work
demonstrated Deal's triangle of fixed charge. The optimum oxide recipe developed from the
DOE was a 950C with a 30 minute anneal at 1000C.
Testing methods were generated using the HP4145. A ramped voltage stress acted as the
measure of dielectric quality and integrity for all oxide films grown. Fowler Nordheim tunneling
was used to analyze charge trapping in oxide films. CV analysis also showed charge trapping.
Constant stressing techniques such as Qbd and TDDB were less successful due to a conditioning
effect to the oxide films. The Surface Charge Analyzer was also used to find fixed charge levels
and minority carrier lifetime.
Different methods of displaying data were also investigated.
Weibull analysis, although excellent for time-based data, found in constant stress tests, was
inappropriate for ramped stress tests.
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Nitrogen implantation was also examined as a method for strengthening gate oxides.
Implantation with heavier doses showed a retardation effect in oxidation kinetics. The electrical
oxide characteristics improved for a
2el4/cm2
dose. For heavier doses (lel5/cm2), the implant
damage was so severe, the oxide was degraded.
Poly-gate process flows were designed to better simulate front-end conditions. LOCOS
isolation was incorporated to reduce edge field effects. LOCOS isolated device with small gate
areas proved to yield the best electrical characteristics. Nitrided samples, when used in this
process flow, did not have the enhanced electrical characteristics of the aluminum gate devices.
This is probably due to removal of the nitrogen by subsequent reoxidation steps. Nitrogen
implantation must be performed prior to gate oxidation. A self-aligned method of the poly-gate
flow was also designed, which creates the sameMOS-C device with fewer steps.
Future studies should investigate the growth kinetics and oxide integrity of dose ranges
between 5el4 and lel5 /cm2. This region showed a drastic transition from enhanced electrical
performance to implant-induced degradation. In addition, N-implant treatments for the LOCOS
process should be performed immediately prior to gate oxidation, by implanting through the
sacrificial Kooi oxide. Basic oxidation improvements also need more investigation to achieve
high quality oxides below 70A. The considerations include accounting for atmospheric changes
in the weather and
"self-cleaning"
processes. Since thermal oxidation is not performed under a
vacuum, the oxygen content will vary with atmospheric pressure. Self-cleaning processes
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APPENDIX A
The steps listed below document the standard flat-field, aluminum-gate MOS-C
flow. This flow was the foundation from which the process improvements were
made.
(1.) Scribe - Wafers were scribed on backs using a metal boat carrier and a diamond
scribe. Wafers were placed on the metal carrier so the face of the wafer didn't make
contact with the surface while the back was being etched.
(2.) RCA Preparation - consists of the following steps:
(a.) Insert clean boats in basin while performing this preparation.
(b.) Flush both basins with DI water.
(c.) Fill each basin with 5700mL and 300mL HC1 and soak for -30 min.
(d.) Flush both basins with DI water.
(3.) Furnace Preparation Turned on furnace tube 12, ramping to 1050C, under N2, in
preparation for the TCA clean, placing the reserved quartz boat inside the tube.
(4.) Particle Count - Performed a particle count prior to oxide etch, including device and
dummy wafers using a Tencor Surfscan.
(5.) RCA Clean
- consists of the following steps:
(a.) Empty basins.
(b.) Fill basin #1 with 4500mL D.I., 300mL p-Lo grade NH4OH.
(c.) Fill basin #2 with 4500mL D.I., 300mL p-Lo grade HC1.
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(d.) Heat both basins to 70C.
(e.) Use 50: 1 HF basin for etching.
(f.) Record boat order, first perform the device wafer clean, then the dummy wafer
clean.
(g.) Fill basin #1 (APM bath) with 900mL prior to inserting boat.
(h.) Soak boat in APM bath for 10 min.
(i.) D.I. cascade rinse. (2 min./2 min.)
(j.) HF dip (2 min.)
(k.) D.I. cascade rinse. (2 min./2 min.)
(1.) Fill basin #2 (HPM bath) with 900mL prior to inserting boat.
(m.) Soak boat in HPM bath for 10 min.
(n.) D.I. cascade rinse (2 min./2 min.)
(o.) SRD program #1
(6.) TCA (Trichloroethane) Clean Start the TCA clean once the furnace temperature
has reached 1050C, let it run for an hour.
(7.) Post RCA Particle Count Perform another particle count after the RCA clean,
including device and dummy wafers.
(8.) Gate Oxidation This recipe was based upon a thin oxide recipe developed at
Toshiba and was published in an IEEE journal1. It contains a high temperature
mid-
APP-2
anneal between two oxidation cycles. The purpose of the anneal is to relieve stress
during the oxidation. It consists of the following steps:
(a.) Let tube 12 cool down to 700C under inert ambient after the TCA clean.
Record setting for 700C.
(b.) Load wafers, flats up, be sure to record spacing between each wafer.
(c.) Push boat in until the sticker edge on the pull rod is lined up with the metal lip
of the tube.
(d.) Ramp to 890C under inert ambient (5.5 1pm), record temperatures and settings
used to obtain the temperatures.
(e.) Switch to dry O2 (5.5 1pm), for 10 min.
(f.) Ramp to 1000C, under inert ambient (5.5 1pm), and anneal for 30 minutes,
record temperatures and settings.
(g.) Ramp down to 890C under inert ambient. (5.5 1pm)
(h.) Switch ambient to dry O2 (5.5 1pm), for 10 min.
(i.) Post oxide anneal: inert ambient (5.5 1pm) for 20 min.
(j.) Ramp to 700C under inert ambient. (5.5 1pm)
(k.) Pull out wafers.
(1.) Turn off tanks.
(9.) Post-Oxidation Particle Count
- Particle count after oxidation, including device and
dummy wafers.
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(10.) Ellipsometry measure oxide thickness using program #02 21, keeping all
measurement readouts. The program measures 5 points on the wafers and calculates
the average and standard deviation.
(11.) Evaporate Aluminum - consists of the following steps:
(a.) Place wafers so fronts get evaporated.
(b.) Use two pellets in two new baskets.
(c.) Pump down for ~3hrs. prior to evaporation.
(d.) Make sure shudder is over basket prior to the pellet changing phase from solid
to liquid, then open shudder when pellet becomes molten.
12.) Photolithography - consists of the following steps:
(a.) Run coat program #30 - No HMDS.
(b.)Perform stepper program
"CVTEST"
with the negative capacitor test reticle.
(c.) If reticle does not align, just use the X option for alignment.
(d.) Run develop track program #2.
13.) Al-Etch - consists of the following steps:
(a.) Use reserved phosphoric etch.
(b.) Heat phosphoric etch to 45C.
(c.) Etch till pattern clears.
(d.) D.I. rinse for 2 min. / 2 min.
(e.) SRD program #1
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(f.) Visually analyze wafers for pattern clearance.
14.) Back-oxide etch - consists of the following steps:
(a.) Hand resist coat front with previous resist mask still on.
(b.) Bake at 1 15C for 2 min. to remove solvents.
(c.) Dip in RCA clean's 50: 1 HF until the back of the wafers "pull dry".
(d.) D.I. rinse for 2 min. / 2 min.
(e.) SRD program #1.
(f.) Be sure to leave resist on for next step.
15.) Evaporate Aluminum - consists of the following steps:
(a.) Place wafers so backs get evaporated.
(b.) Use two pellets in two new baskets.
(c.) Pump down for ~3hrs. prior to evaporation.
(d.) Make sure shudder is over basket prior to the pellet changing phase from solid
to liquid, then open shudder when pellet becomes molten.
16.) Resist Strip
- consists of the following steps:
(a.) Dip wafers in acetone until resist clears.
(b.) Dip wafers in IPA to remove acetone residue.
(c.) Rinse wafers in D.I.
(d.) SRD program #1.
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17.) Sinter
- consists of the following steps:
(a.) Perform in tube 14 with a forming gas ambient (H2/N2) at 5.5 1pm.
(b.) Heat to -480C.
(c.) Insert wafers, flats up.
(d.) Leave wafers in the ambient for 20 min. then pull.
(e.) Switch off gases.
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APPENDIX B
The steps listed below document the LOCOS, polysilicon-gate MOS-C flow. This
flow was later modified to a
"self-aligned"
flow.
(1.) Scribe Wafers were scribed on backs using a metal boat carrier and a diamond
scribe. Wafers were placed on the metal carrier so the face of the wafer didn't make
contact with the surface while the back was being etched.
(2.) RCA Preparation - consists of the following steps:
(a.) Insert clean boats in basin while performing this preparation.
(b.) Rush both basins with DI water.
(c.) Fill each basin with 5700mL and 300mL HC1 and soak for -30 min.
(d.) Flush both basins with DI water.
(3.) Furnace Preparation Turned on furnace tube 12, ramping to 1050C, under N2, in
preparation for the TCA clean, placing the reserved quartz boat inside the tube.
(4.) Particle Count
- Performed a particle count prior to oxide etch, including device and
dummy wafers using a Tencor Surfscan.
(5.) RCA Clean - consists of the following steps:
(a.) Empty basins.
(b.) Fill basin #1 with 4500mL D.I., 300mL p-Lo grade NH4OH.
(c.) Fill basin #2 with 4500mL D.I., 300mL p-Lo grade HC1.
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(d.) Heat both basins to 70C.
(e.) Use 50: 1 HF basin for etching.
(f.) Record boat order, first perform the device wafer clean, then the dummy wafer
clean.
(g.) Fill basin #1 (APM bath) with 900mL prior to inserting boat.
(h.) Soak boat in APM bath for 10 min.
(i.) D.I. cascade rinse. (2 min./2 min.)
(j.) HF dip (2 min.)
(k.) D.I. cascade rinse. (2 min./2 min.)
(1.) Fill basin #2 (HPM bath) with 900mL prior to inserting boat.
(m.) Soak boat in HPM bath for 10 min.
(n.) D.I. cascade rinse (2 min./2 min.)
(o.) SRD program #1
(6.) TCA (Trichloroethane) Clean - Start the TCA clean once the furnace temperature
has reached 1050C, let it run for an hour.
(7.) Post RCA Particle Count
- Perform another particle count after the RCA clean,
including device and dummywafers.
(8.) Pad Oxidation A buffer oxide used to lift of the nitride mask later. The steps
required to grow a 500A thickness are as follows:
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(a.) Let tube 12 cool down to 700C under inert ambient after the TCA clean.
Record setting for 700C.
(b.) Load wafers, flats up, be sure to record spacing between each wafer.
(c.) Push boat in until the sticker edge on the pull rod is lined up with the metal lip
of the tube.
(d.) Ramp to 1000C under inert ambient (5.5 1pm), record temperatures and settings
used to obtain the temperatures.
(e.) Switch to dry 02 (5.5 1pm), for 43 min.
(f.) Ramp to 800C under inert ambient. (5.5 1pm)
(g.) Pull out wafers.
(h.) Turn off tanks.
(12.) Post-Oxidation Particle Count Particle count after oxidation, including device and
dummy wafers.
(13.) Ellipsometry Measured oxide thickness using program #02 21, keeping all
measurement readouts. The program measures 5 points on the wafers and calculates
the average and standard deviation.
(14.) Surface Charge Analysis (SCA) 37 points across the wafer were probed, each
point measuring Qox, Dit, NSc, and minority carrier lifetime.
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(15.) Nitride Deposition Nitride is used to mask the oxide for the LOCOS formation.
The settings for the CVD deposition are as follows:
Profile: LOAD-806C (75.6) , CENTER-813C (398) , PUMP-823C (56)
Base Pressure: 135mTorr, leakage rate - 4mTorr
Deposition time: 24 min.
(16.) Nitride Etch (backside etch) - The backside of the wafer was etched in order to
provide for a good ohmic contact later. The procedure for the dry plasma etch is
documented below:
(a.) coat front side ofwafer with resist
250C prebake 1 min.
spin @ 4500 rpm 1 min.
90C postbake 90 sec.
(b.) Plasma etch backside ofwafers
30 seem of SF6
-1 min. 30 sec. etch
50W power
300mTorr pressure
(c.) resist strip with acetone followed by an IPA and DI rinse
(17.) Photolithography
- Nitride Pattern The nitride was patterned in preparation for the
LOCOS formation. The steps are listed below:
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(a.) coat front side of wafer with resist
250C prebake 1 min.
spin @ 4500 rpm 1 min.
90C postbake 90 sec.
(b.) Image front side with LOCOS mask (photo level 1) using job CVTEST.
(c.) Develop in MF321 until pattern clears
(18.) Plasma etch backside ofwafers - Wafers were etched using the following steps:
(a.) Etch settings:
30 seem of SF6
-1 min. 30 sec. Etch
50W power
300mTorr pressure
(b.) Visual inspection for pattern clearance
(c.) Resist strip with plasma asher for
- 40 min.
(19.) RCA Clean - Same series of steps as before.
(20.) Field Oxide Growth This is an wet oxidation, yielding a thickness of
- 10KA.
This oxide is used as isolation between the MOS-C devices. The automated








Etch Time: 2 min. per wafer
Reactant Gas: SF6
(21.) RCA Clean - Same series of steps as before.
(22.) Post RCA Particle Count - Perform another particle count after the RCA clean,
including device and dummy wafers.
(23.) Kooi Oxide Growth This is an wet oxidation, yielding a thickness of
- 1KA. This
oxide is used to clean the surface of the wafer, lifting off any nitride residue. The
automated BRUCE furnace was used.
(24.) Post-Oxidation Particle Count Particle count after oxidation, including device and
dummy wafers.
(25.) Ellipsometry - Measured oxide thickness using program #02 21, keeping all
measurement readouts. The program measures 5 points on the wafers and calculates
the average and standard deviation. Be sure to have unpatterned dummies to do this!
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(26.) Kooi Etch with BOE - Wet etch Kooi until active areas are cleared of oxide.
(27.) RCA Clean - Same series of steps as before.
(28.) TCA (Trichloroethane) Clean Start the TCA clean once the furnace temperature
has reached 1050C, let it run for an hour.
(29.) Post RCA Particle Count Perform another particle count after the RCA clean,
including device and dummy wafers.
(30.) Gate Oxidation - Look at specific run details, which are documented after the
procedures for details.
(31.) Ellipsometry Measured oxide thickness using program #02 21, keeping all
measurement readouts. The program measures 5 points on the wafers and calculates
the average and standard deviation. Be sure to have unpatterned dummies to do this!
(32.) Post RCA Particle Count Perform another particle count after the RCA clean,
including device and dummy wafers.
(33.) Poly-Si Deposition - The gate material was CVD deposited at 600C for 75 minutes.
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(34.) Spin-on Dopant (N type) The poly-Si is doped to make it conductive. N type
dopant is used instead of P type due the problem of Boron encroachment at the
interface. The step required to dope the poly are as follows:
(a.) spin coat phosphorus dopant at 3K rpm for 1 min.
(b.) bake at 200C for 15 min.
(c.) place in TUBE 13 at 800C with an N2 ambient
(d.) heat to 1000C, soak for 15 min., N2
(e.) ramp down to 800C, pull N2
(35.) Dopant Glass Etch A glass forms from the dopant that needs to be removed. The
steps used to perform this are below:
(a.) etch for ~ 4 minutes in BOE until fronts pull dry.
(b.) SRD
(c.) 4 point probe to measure resistivity
(36.) Photolithography - PolyMask
- consists of the following steps:
(a.) coat front side ofwafer with HMDS and resist on track, program #3.
(b.) Image front side with POLY mask (photo level 2) using job CVTEST.
(c.) Develop on the track, using MF321.




-1 min. etch per wafer
50W power
400mTorr pressure
(b.) Visual inspection for pattern clearance
(c.) Resist strip with plasma asher for ~ 40 min.
(37.) Evaporate Aluminum - consists of the following steps:
(a.) Use two pellets in two new baskets.
(b.) Pump down for -3 hrs. prior to evaporation.
(c.) Make sure shudder is over basket prior to the pellet changing phase from solid
to liquid, then open shudder when pellet becomes molten.
(38.) Photolithography - Metal Mask - consists of the following steps:
(a.) coat front side ofwafer resist on track, program #30.
(b.) Image front side withMETALmask (photo level 3) using job CVTEST.
(c.) Develop on the track, using MF321.
(39.) Al-Etch - consists of the following steps:
(a.) Use reserved phosphoric etch.
(b.) Heat phosphoric etch to 45C.
(c.) Etch till pattern clears.
(d.) D.I. rinse for 2 min. / 2 min.
(e.) SRD program #1
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(f.) Visually analyze wafers for pattern clearance.
(40.) Backside Etch - consists of the following steps:
(a.) Hand coat resist front with previous resist mask still on.
(b.) Bake at 1 15C for 2 min. to remove solvents.
(c.) Plasma etch backside to remove poly-Si
(d.) Dip in 50: 1 HF until the back of the wafers "pull dry".
(e.) D.I. rinse for 2 min. / 2 min.
(f.) SRD program #1.
(g.) Be sure to leave resist on for next step.
(41.) Evaporate Aluminum - consists of the following steps:
(a.) Place wafers so backs get evaporated.
(b.)Use two pellets in two new baskets.
(c.) Pump down for ~3hrs. prior to evaporation.
(d.)Make sure shudder is over basket prior to the pellet changing phase from solid
to liquid, then open shudder when pellet becomes molten.
(42.) Resist Strip
- consists of the following steps:
(a.) Dip wafers in acetone until resist clears.
(b.) Dip wafers in IPA to remove acetone residue.
(c.) Rinse wafers in D.I.
(d.) SRD program #1.
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43.) Sinter - consists of the following steps:
(a.) Perform in tube 14 with a forming gas ambient (H2/N2) at 5.5 1pm.
(b.) Heat to -480C.
(c.) Insert wafers, flats up.
(d.) Leave wafers in the ambient for 20 min. then pull.
(e.) Switch off gases.
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APPENDIX C
FN characteristics for oxidized samples that were sorted according to whether they
matched theoretical parameters. The list is sorted from worst to most ideal.
WAFER tox (A) GATE
AREA
Ar used? nitrided? Eo
(MV/cm)
C (uA/V*) R2
PDOE2 88.9 400K Y N 2 9.32E-13 0.9954
PDOE1 87.4 400K Y N 3 3.75E-14 0.9958
PDOE2 88.9 400K Y N 4 7.28E-13 0.9743
NI(KCE1) 122 100K Y Y 4 3.73E-12 0.996
NI(KCE1) 122 100K Y Y 5 2.40E-11 0.998
NI(KCE1) 122 100K Y Y 5 3.04E-11 0.9995
NI(KCE1) 122 100K Y Y 5 7.32E-1 1 0.9953
NI(KCE1) 122 100K Y Y 6 8.47E-1 1 0.9932
NI(KCE1) 122 100K Y Y 6 3.82E-10 0.9909
PDOE1 87.4 400K Y N 10 8.53E-15 0.9469
KCD7 81.2 800K N N 10 1.19E-14 0.9941
PDOE1 87.4 400K Y N 10 2.49E-13 0.9714
PDOE1 87.4 400K Y N 10 1.29E-12 0.9874
KCD7 81.2 800K N N 20 4.50E-15 0.9941
KCD7 81.2 800K N N 20 1.53E-11 0.9941
KCD7 81.2 800K N N 20 3.78E-09 0.9941
R4W7 225 500K N N 100 1 .70E-08 0.9824
KCD6 192 400K N N 100 4.20E-08 0.9972
KCD6 192 400K N N 100 1 .32E-06 0.9939
R4W7 225 500K N N 200 1.13E-07 0.9917
NI(KCA1) 160 100K Y Y 200 1 .30E-07 0.994
NI(KCA1) 160 100K Y Y 200 1 .75E-07 0.9931
NI(KCB1) 158 100K Y Y 200 2.31 E-07 0.9914
NI(KCA1) 160 100K Y Y 200 2.42E-07 0.999
KCD6 192 400K N N 200 3.69E-07 0.9995
NI(KCA1) 160 100K Y Y 200 7.60E-07 0.9947
KCD6 192 400K N N 200 1 .51 E-06 0.9919
R4W7 225 500K N N 200 1 .62E-06 0.983
R4W7 225 500K N N 200 1.70E-06 0.9913
PDOE2 88.9 800K Y N 200 2.35E-06 0.9965
KCD6 192 400K N N 200 2.54E-06 0.9978
KCD6 192 400K N N 200 2.65E-06 0.9932
NI(KCA1) 160 100K Y Y 200 4.20E-06 0.9938
KCD6 192 400K N N 200 4.71 E-06 0.9911
NI(KCB1) 158 100K Y Y 200 6.29E-06 0.9922
KCD1 206 400K N N 200 6.90E-06 0.9973
NI(KCA1) 160 100K Y Y 200 7.42E-06
0.9952
NI(KCB1) 158 100K Y Y 200 8.96E-06
0.9907
R4W7 225 500K N N 200 1 .29E-05 0.9948
R4W7 225 100K N N 200 1.56E-05 0.9937
NI(KCB1) 158 100K Y Y 200 2.18E-05 0.995
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NI(KCD1) 122 100K Y Y 200 2.20E-05 0.9911
NI(KCB1) 158 100K Y Y 200 2.76E-05 0.991
NI(KCA1) 160 100K Y Y 200 4.87E-05 0.9907
NI(KCA1) 160 100K Y Y 200 1 .01 E-04 0.9938
NI(KCB1) 158 100K Y Y 200 1.19E-04 0.9956
R4W7 225 500K N N 200 1.31 E-04 0.9779
NI(KCC1) 150 100K Y Y 200 1 .46E-04 0.9955
NI(KCC1) 150 100K Y Y 200 1 .70E-04 0.9925
KCD6 192 400K N N 200 2.11 E-04 0.9924
KCD6 192 400K N N 200 2.11 E-04 0.9924
KCD6 192 400K N N 200 2.11 E-04 0.9924
KCD6 192 400K N N 200 2.11 E-04 0.9924
NI(KCB1) 158 100K Y Y 200 2.13E-04 0.9957
NI(KCC1) 150 100K Y Y 200 3.05E-04 0.9973
KCD2 214 400K N N 200 3.14E-04 0.9926
R4W7 225 500K N N 200 3.20E-04 0.996
NI(KCC1) 150 100K Y Y 200 4.75E-04 0.9976
KCD1 206 400K N N 200 4.77E-04 0.9965
NI(KCC1) 150 100K Y Y 200 5.27E-04 0.9957
NI(KCC1) 150 100K Y Y 200 5.45E-04 0.9968
KCD6 192 400K N N 200 6.38E-04 0.9953
NI(KCD1) 122 100K Y Y 200 6.94E-04 0.9978
KCD6 192 400K N N 200 1.12E-03 0.9971
NI(KCD1) 122 100K Y Y 200 1.20E-03 0.9981
NI(KCC1) 150 100K Y Y 200 1 .25E-03 0.997
NI(KCC1) 150 100K Y Y 200 1.26E-03 0.9982
NI(KCC1) 150 100K Y Y 200 1.31 E-03 0.9972
KCD1 206 100K N N 200 1.56E-03 0.9949
R4W7 225 100K N N 200 1 .58E-03 0.9883
NI(KCC1) 150 100K Y Y 200 2.15E-03 0.9976
KCD2 214 400K N N 200 2.52E-03 0.9956
R4W7 225 500K N N 200 2.54E-03 0.9949
NI(KCD1) 122 100K Y Y 200 2.63E-03 0.9968
KCD1 206 400K N N 200 2.68E-03 0.9964
KCD1 206 100K N N 200 3.73E-03 0.9954
KCD6 192 400K N N 200 3.86E-03 0.9921
KCD1 206 100K N N 200 3.89E-03 0.9943
NI(KCD1) 122 100K Y Y 200 3.91 E-03
0.9986
NI(KCD1) 122 100K Y Y 200 4.70E-03
0.9976
KCD1 206 400K N N 200 7.45E-03 0.9974
NI(KCD1) 122 100K Y 200
7.97E-03 0.9973
KCD6 192 400K N N 200 1 .62E-02 0.996
KCD6 192 400K N N 200 2.09E-02 0.9995
NI(KCD1) 122 100K Y Y 200
2.39E-02 0.9985
KCD1 206 400K N N 200 6.05E-02 0.999
KCD1 206 400K N N 200 6.88E-02 0.9978
KCD6 192 400K N N 200 9.16E-02 0.9954
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APPENDIX D
The figures below compare various oxidation breakdown results usingWeibull,
Log-Normal, and Normal plotting methods.
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Figure DI : Dielectric breakdown for standard oxidations generated from the oxide






Dielectric Breakdown LogNorma I Plot for all DOE thicknesses
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Figure D2: Dielectric breakdown for standard oxidations generated from the oxide
optimization DOE in a Log-Normal plot format.
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Dielectric Breakdown Normal Plot for all DOE thicknesses
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Figure D3: Dielectric breakdown for standard oxidations generated from the oxide
optimization DOE in a Normal plot format.
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Figure D4: Dielectric breakdown for N-implanted oxidations in aWeibull plot format.
The thickness correspond to the following doses: 160A
- 5el3/cm", 158A
lel4/cm2, 150A - 2el4/cm2, 122A
- 5el4/cm2, 76A - lel5/cm2.
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Dielectric Breakdown LogNormal Plot for all N-implanted thicknesses










Figure D5: Dielectric breakdown for N-implanted oxidations in a Log-Normal plot
format. The thickness correspond to the following doses: 160A
-
5el3/cm2, 158A - lel4/cm2, 150A - 2el4/cm2, 122A - 5el4/cm2, 76A -
lel5/cm2.
Dielectric Breakdown LogNormal Plot for all N-implanted thicknesses










Figure D6: Dielectric breakdown for N-implanted oxidations in a Normal plot format.
The thickness correspond to the following doses: 160A
- 5el3/cm2, 158A -
lel4/cm2, 150A
- 2el4/cm2, 122A
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Figure D7: Dielectric breakdown comparison between N-implanted vs. standard 122A
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Figure D8: Dielectric breakdown comparison between N-implanted vs. standard 122A
oxidation in a Log-Normal plot format. The 122A N-implanted thickness
corresponds to 5el4/cm dose.
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Figure D9: Dielectric breakdown comparison between N-implanted vs. standard 122A
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Figure D10: Dielectric breakdown comparison between N-implanted vs. standard
oxidation, ranging from 150A to 190A, in aWeibull plot format. The
N-
implanted thickness correspond to the following doses: 160A -
5el3/cm2, 158A- lel4/cm2, and 150A-2el4/cm2.
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Figure Dll: Dielectric breakdown comparison between N-implanted vs. standard
oxidation, ranging from 150A to 190A, in a Log-Normal plot format. The
N-implanted thickness correspond to the following doses: 160A
-
5el3/cm2, 158A - lel4/cm2, and 150A - 2el4/cm2.
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Figure D12: Dielectric breakdown comparison between N-implanted vs. standard
oxidation, ranging from 150A to 190A, in a Normal
plot format. The N-
implanted thickness correspond to= the following
doses: 160A -
5el3/cm2, 158A- lel4/cm2, and 150A-2el4/cm2.
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